

GE Industrial Systems

L90 Line Differential Relay UR Series Instruction Manual

L90 Revision: 4.9x

Manual P/N: 1601-0081-**M2** (GEK-113210A) Copyright © 2006 GE Multilin



GE Multilin 215 Anderson Avenue, Markham, Ontario Canada L6E 1B3 Tel: (905) 294-6222 Fax: (905) 201-2098 Internet: http://www.GEindustrial.com/multilin







CE

GE Multilin's Quality Management System is registered to ISO9001:2000 QMI # 005094 UL # A3775



ADDENDUM

This Addendum contains information that relates to the L90 Line Differential Relay relay, version 4.9x. This addendum lists a number of information items that appear in the instruction manual GEK-113210A (revision **M2**) but are not included in the current L90 operations.

The following functions/items are not yet available with the current version of the L90 relay:

• Signal Sources SRC 5 and SRC 6

Version 4.0x and higher releases of the L90 relay includes new hardware (CPU and CT/VT modules).

- The new CPU modules are specified with the following order codes: 9E, 9G, 9H, 9J, 9K, 9L, 9M, 9N, 9P, and 9R.
- The new CT/VT modules are specified with the following order codes: 8F, 8H.

The following table maps the relationship between the old CPU and CT/VT modules to the newer versions:

MODULE	OLD	NEW	DESCRIPTION
CPU	9A	9E	RS485 and RS485 (Modbus RTU, DNP)
	9C	9G	RS485 and 10Base-F (Ethernet, Modbus TCP/IP, DNP)
	9D	9H	RS485 and redundant 10Base-F (Ethernet, Modbus TCP/IP, DNP)
		9J	RS485 and multi-mode ST 100Base-FX
		9K	RS485 and multi-mode ST redundant 100Base-FX
		9L	RS485 and single mode SC 100Base-FX
		9M	RS485 and single mode SC redundant 100Base-FX
		9N	RS485 and 10/100Base-T
		9P	RS485 and single mode ST 100Base-FX
		9R	RS485 and single mode ST redundant 100Base-FX
CT/VT	8A	8F	Standard 4CT/4VT
	8C	8H	Standard 8CT

The new CT/VT modules can only be used with the new CPUs (9E, 9G, 9H, 9J, 9K, 9L, 9M, 9N, 9P, 9R), and the old CT/VT modules can only be used with the old CPU modules (9A, 9C, 9D). To prevent any hardware mismatches, the new CPU and CT/VT modules have blue labels and a warning sticker stating "Attn.: Ensure CPU and DSP module label colors are the same!". In the event that there is a mismatch between the CPU and CT/VT module, the relay will not function and a DSP ERROR or HARDWARE MISMATCH error will be displayed.

All other input/output modules are compatible with the new hardware.

With respect to the firmware, firmware versions 4.0x and higher are only compatible with the new CPU and CT/VT modules. Previous versions of the firmware (3.4x and earlier) are only compatible with the older CPU and CT/VT modules.

1.1 IMPOR	TANT PROCEDURES	
1.1.1	CAUTIONS AND WARNINGS	
1.1.2	INSPECTION CHECKLIST	1-1
1.2 UR OV	ERVIEW	
1.2.1	INTRODUCTION TO THE UR	
1.2.2	HARDWARE ARCHITECTURE	
1.2.3	SOFTWARE ARCHITECTURE	
1.2.4	IMPORTANT CONCEPTS	
1.3 ENER	/ISTA UR SETUP SOFTWARE	
1.3.1	PC REQUIREMENTS	
1.3.2	INSTALLATION	1-5
1.3.3	CONNECTING ENERVISTA UR SETUP WITH THE L90	1-7
1.4 UR HA	RDWARE	
1.4.1	MOUNTING AND WIRING	
1.4.2	COMMUNICATIONS	
1.4.3	FACEPLATE DISPLAY	1-10
1.5 USING	THE RELAY	
1.5.1	FACEPLATE KEYPAD	
1.5.2	MENU NAVIGATION	
1.5.3	MENU HIERARCHY	
1.5.4	RELAY ACTIVATION	
1.5.5	RELAY PASSWORDS	
1.5.6	FLEXLOGIC™ CUSTOMIZATION	

2. PRODUCT DESCRIPTION	2.	PRO	DDU	CT	DES	CRIP	TION
------------------------	----	-----	-----	----	-----	------	------

1. GETTING STARTED

2.1.2	FEATURES	
2.1.3	ORDERING	
2.2 PILO	CHANNEL RELAYING	
2.2.1	INTER-RELAY COMMUNICATIONS	
2.2.2	CHANNEL MONITOR	
2.2.3	LOOPBACK TEST	
2.2.4	DIRECT TRANSFER TRIPPING	
2.3 FUNC	TIONALITY	
2.3.1	PROTECTION AND CONTROL FUNCTIONS	
2.3.2	METERING AND MONITORING FUNCTIONS	
2.3.3	OTHER FUNCTIONS	
2.4 SPEC	IFICATIONS	
2.4.1	PROTECTION ELEMENTS	
2.4.2	USER-PROGRAMMABLE ELEMENTS	
2.4.3	MONITORING	
2.4.4	METERING	
2.4.5	INPUTS	
2.4.6	POWER SUPPLY	
2.4.7	OUTPUTS	
2.4.8	COMMUNICATIONS	
2.4.9	INTER-RELAY COMMUNICATIONS	
2.4.10	ENVIRONMENTAL	
2.4.11	TYPE TESTS	
2.4.12	PRODUCTION TESTS	
2.4.13	APPROVALS	
2.4.14	MAINTENANCE	

3. HARDWARE

3.1 DESCRIPTION

DECOU		
3.1.1	PANEL CUTOUT	. 3-1
3.1.2	MODULE WITHDRAWAL AND INSERTION	. 3-4

3.1.3	REAR TERMINAL LAYOUT	
3.2 WIRIN	IG	
3.2.1	TYPICAL WIRING	
3.2.2	DIELECTRIC STRENGTH	
3.2.3	CONTROL POWER	3-7
3.2.4	CT/VT MODULES	
3.2.5	CONTACT INPUTS/OUTPUTS	3-10
3.2.6	TRANSDUCER INPUTS/OUTPUTS	3-17
3.2.7	RS232 FACEPLATE PORT	3-18
3.2.8	CPU COMMUNICATION PORTS	3-18
3.2.9	IRIG-B	3-21

3.3 DIRECT INPUT/OUTPUT COMMUNICATIONS

3.3.1	DESCRIPTION	
3.3.2	FIBER: LED AND ELED TRANSMITTERS	
3.3.3	FIBER-LASER TRANSMITTERS	
3.3.4	G.703 INTERFACE	
3.3.5	RS422 INTERFACE	
3.3.6	RS422 AND FIBER INTERFACE	
3.3.7	G.703 AND FIBER INTERFACE	
3.3.8	IEEE C37.94 INTERFACE	
3.3.9	C37.94SM INTERFACE	

4. HUMAN INTERFACES

4.1 ENERVISTA UR SETUP SOFTWARE INTERFACE

4.1.1	INTRODUCTION	4-1
4.1.2	CREATING A SITE LIST	4-1
4.1.3	ENERVISTA UR SETUP OVERVIEW	4-1
4.1.4	ENERVISTA UR SETUP MAIN WINDOW	4-3
	PLATE INTERFACE	
	FACEPLATE	
4.2.2	LED INDICATORS	
4.2.3	DISPLAY	

4.2.3	DISPLAY	4-8
4.2.4	KEYPAD	4-8
4.2.5	BREAKER CONTROL	
4.2.6	MENUS	
4.2.7	CHANGING SETTINGS	

5. SETTINGS

5.1 OVERVIEW

5.1.1	SETTINGS MAIN MENU	5-1
5.1.2	INTRODUCTION TO ELEMENTS	5-3
5.1.3	INTRODUCTION TO AC SOURCES	5-5

5.2 PRODUCT SETUP

5.2.1	PASSWORD SECURITY	5-8
5.2.2	DISPLAY PROPERTIES	5-9
5.2.3	CLEAR RELAY RECORDS	5-11
5.2.4	COMMUNICATIONS	5-12
5.2.5	MODBUS USER MAP	5-22
5.2.6	REAL TIME CLOCK	5-22
5.2.7	FAULT REPORTS	5-23
5.2.8	OSCILLOGRAPHY	5-24
5.2.9	DATA LOGGER	5-26
5.2.10	DEMAND	5-27
5.2.11	USER-PROGRAMMABLE LEDS	5-28
5.2.12	USER-PROGRAMMABLE SELF-TESTS	5-32
5.2.13	CONTROL PUSHBUTTONS	5-33
5.2.14	USER-PROGRAMMABLE PUSHBUTTONS	
5.2.15	FLEX STATE PARAMETERS	5-35
5.2.16	USER-DEFINABLE DISPLAYS	5-36
5.2.17	INSTALLATION	5-38

5.3 SYSTEM SETUP

5.3.1	AC INPUTS	
5.3.2	POWER SYSTEM	
5.3.3	SIGNAL SOURCES	
5.3.4	L90 POWER SYSTEM	
5.3.5	BREAKERS	
5.3.6	FLEXCURVES™	5-52
5.4 FLEX	LOGIC™	
511		5-50

5.4.1		
5.4.2	FLEXLOGIC™ RULES	
5.4.3	FLEXLOGIC™ EVALUATION	
5.4.4	FLEXLOGIC™ EXAMPLE	
5.4.5	FLEXLOGIC™ EQUATION EDITOR	
5.4.6	FLEXLOGIC™ TIMERS	
5.4.7	FLEXELEMENTS™	
5.4.8	NON-VOLATILE LATCHES	

5.5 GROUPED ELEMENTS

5.5.1	OVERVIEW	5-79
5.5.2	SETTING GROUP	
5.5.3	LINE DIFFERENTIAL ELEMENTS	5-79
5.5.4	LINE PICKUP	
5.5.5	DISTANCE	5-86
5.5.6	POWER SWING DETECT	5-104
5.5.7	LOAD ENCROACHMENT	
5.5.8	PHASE CURRENT	
5.5.9	NEUTRAL CURRENT	5-124
5.5.10	GROUND CURRENT	5-132
5.5.11	NEGATIVE SEQUENCE CURRENT	5-134
5.5.12	BREAKER FAILURE	5-139
5.5.13	VOLTAGE ELEMENTS	
5.5.14	SUPERVISING ELEMENTS	5-154

5.6 CONTROL ELEMENTS

5.6.1	OVERVIEW	
5.6.2	SETTING GROUPS	
5.6.3	SELECTOR SWITCH	
5.6.4	SYNCHROCHECK	
5.6.5	DIGITAL ELEMENTS	
5.6.6	DIGITAL COUNTERS	
5.6.7	MONITORING ELEMENTS	
5.6.8	PILOT SCHEMES	
5.6.9	AUTORECLOSE	

5.7 INPUTS/OUTPUTS

5.7.1	CONTACT INPUTS	
5.7.2	VIRTUAL INPUTS	
5.7.3	CONTACT OUTPUTS	
5.7.4	VIRTUAL OUTPUTS	
5.7.5	REMOTE DEVICES	
5.7.6	REMOTE INPUTS	
5.7.7	REMOTE OUTPUTS	
5.7.8	DIRECT INPUTS/OUTPUTS	
5.7.9	RESETTING	

5.8 TRANSDUCER INPUTS/OUTPUTS

5.8.1	DCMA INPUTS	
5.8.2	RTD INPUTS	5-213
5.8.3	DCMA OUTPUTS	5-213

5.9 TESTING

5.9.1	TEST MODE	
5.9.2	FORCE CONTACT INPUTS	5-217
5.9.3	FORCE CONTACT OUTPUTS	
5.9.4	CHANNEL TESTS	

6. ACTUAL VALUES	6.1 OVERVIEW				
	6.1.1 ACTUAL VALUES MAIN MENU	6-1			
	6.2 STATUS				
	6.2.1 CONTACT INPUTS	6-3			
	6.2.2 VIRTUAL INPUTS	6-3			
	6.2.3 REMOTE INPUTS	6-3			
	6.2.4 DIRECT INPUTS	6-4			
	6.2.5 CONTACT OUTPUTS	6-4			
	6.2.6 VIRTUAL OUTPUTS	6-4			
	6.2.7 AUTORECLOSE	6-5			
	6.2.8 REMOTE DEVICES	6-5			
	6.2.9 CHANNEL TESTS	6-6			
	6.2.10 DIGITAL COUNTERS	6-7			
	6.2.11 SELECTOR SWITCHES	6-7			
	6.2.12 FLEX STATES	6-7			
	6.2.13 ETHERNET	6-8			
	6.3 METERING				
	6.3.1 METERING CONVENTIONS	6-9			
	6.3.2 87L DIFFERENTIAL CURRENT	6-12			
	6.3.3 SOURCES	6-13			
	6.3.4 SYNCHROCHECK	6-16			
	6.3.5 TRACKING FREQUENCY	6-17			
	6.3.6 FLEXELEMENTS™				
	6.3.7 TRANSDUCER INPUTS/OUTPUTS	6-18			
	6.4 RECORDS				
	6.4.1 FAULT REPORTS	6-19			
	6.4.2 EVENT RECORDS	6-21			
	6.4.3 OSCILLOGRAPHY	6-21			
	6.4.4 DATA LOGGER	6-21			
	6.4.5 BREAKER MAINTENANCE	6-22			
	6.5 PRODUCT INFORMATION				
	6.5.1 MODEL INFORMATION				
	6.5.2 FIRMWARE REVISIONS	6-23			
7. COMMANDS AND	7.1 COMMANDS				

TARGETS

7.1.1	COMMANDS MENU	7-1
7.1.2	VIRTUAL INPUTS	7-1
7.1.3	CLEAR RECORDS	7-1
7.1.4	SET DATE AND TIME	7-2
7.1.5	RELAY MAINTENANCE	7-2
7.2 TARG	ETS	
7.2.1	TARGETS MENU	7-3

1.2.1	
7.2.2	TARGET MESSAGES
7.2.3	RELAY SELF-TESTS

8. THEORY OF OPERATION 8.1 OVERVIEW

8.1.1	L90 DESIGN	8-1
8.1.2	L90 ARCHITECTURE	8-1
8.1.3	REMOVAL OF DECAYING OFFSET	8-2
8.1.4	PHASELET COMPUTATION	8-2
8.1.5	DISTURBANCE DETECTION	8-3
8.1.6	FAULT DETECTION	8-3
8.1.7	CLOCK SYNCHRONIZATION	8-4
8.1.8	FREQUENCY TRACKING AND PHASE LOCKING	8-4
8.1.9	FREQUENCY DETECTION	8-5
8.1.10	PHASE DETECTION	8-6
8.1.11	PHASE LOCKING FILTER	8-9
8.1.12	CLOCK IMPLEMENTATION	8-10

8.1.13	MATCHING PHASELETS	
8.1.14	START-UP	
8.1.15	HARDWARE AND COMMUNICATION REQUIREMENTS	
8.1.16	ONLINE ESTIMATE OF MEASUREMENT ERRORS	
8.1.17	CT SATURATION DETECTION	
8.1.18	CHARGING CURRENT COMPENSATION	
8.1.19	DIFFERENTIAL ELEMENT CHARACTERISTICS	8-14
8.1.20	RELAY SYNCHRONIZATION	8-15
8.2 OPER	ATING CONDITION CHARACTERISTICS	
8.2.1	DESCRIPTION	

8.2.2	TRIP DECISION EXAMPLE	8-18
8.2.3	TRIP DECISION TEST	8-18

9. APPLICATION OF SETTINGS

9.1 CT REQUIREMENTS

	9.1.1	INTRODUCTION	9-1
	9.1.2	CALCULATION EXAMPLE 1	
	9.1.3	CALCULATION EXAMPLE 2	
9.2	CURRI	ENT DIFFERENTIAL (87L) SETTINGS	
	9.2.1	INTRODUCTION	
	9.2.2	CURRENT DIFF PICKUP	
	9.2.3	CURRENT DIFF RESTRAINT 1	
	9.2.4	CURRENT DIFF RESTRAINT 2	
	9.2.5	CURRENT DIFF BREAK POINT	
	9.2.6	CT TAP	
	9.2.7	BREAKER-AND-A-HALF	9-5
	9.2.8	DISTRIBUTED BUS PROTECTION	
9.3	CHANI	NEL ASYMMETRY COMPENSATION USING GPS	
	9.3.1	DESCRIPTION	
	9.3.2	COMPENSATION METHOD 1	
	9.3.3	COMPENSATION METHOD 2	••••••
	9.3.4	COMPENSATION METHOD 3	9-9
9.4	DISTA	NCE BACKUP/SUPERVISION	
	9.4.1	DESCRIPTION	
	9.4.2	PHASE DISTANCE	9-12
	9.4.3	GROUND DISTANCE	
9.5	POTT	SIGNALING SCHEME	
	9.5.1	DESCRIPTION	
9.6	SERIE	S COMPENSATED LINES	
	9.6.1	DISTANCE SETTINGS ON SERIES COMPENSATED LINES	9-14
	9.6.2	GROUND DIRECTIONAL OVERCURRENT	••••••
9.7	LINES	WITH TAPPED TRANSFORMERS	
	9.7.1	DESCRIPTION	
	9.7.2	TRANSFORMER LOAD CURRENTS	
	9.7.3	LV-SIDE FAULTS	
	9.7.4	EXTERNAL GROUND FAULTS	
9.8	INSTA	NTANEOUS ELEMENTS	

9.8.1 INSTANTANEOUS ELEMENT ERROR DURING L90 SYNCHRONIZATION. 9-18

10. COMMISSIONING

10.1 TESTING

10.1.1	CHANNEL TESTING	10-1
10.1.2	CLOCK SYNCHRONIZATION TESTS	10-2
10.1.3	CURRENT DIFFERENTIAL	10-3
10.1.4	LOCAL-REMOTE RELAY TESTS	10-4

A. FLEXANALOG PARAMETERS

A.1 PARAMETER LIST

COMMUNICATIONS B.1.1 INTRODUCTION	B-1
B.1.2 PHYSICAL LAYER B.1.3 DATA LINK LAYER B.1.4 CRC-16 ALGORITHM	
B.2 MODBUS FUNCTION CODES	
B.2.1SUPPORTED FUNCTION CODESB.2.2READ ACTUAL VALUES OR SETTINGS (FUNCTION CODE 03/04H)B.2.3EXECUTE OPERATION (FUNCTION CODE 05H)B.2.4STORE SINGLE SETTING (FUNCTION CODE 06H)B.2.5STORE MULTIPLE SETTINGS (FUNCTION CODE 10H)B.2.6EXCEPTION RESPONSES	B-3 B-4 B-4 B-5
B.3 FILE TRANSFERS B.3.1 OBTAINING UR FILES VIA MODBUS	B-6
B.3.2 MODBUS PASSWORD OPERATION	
B.4 MEMORY MAPPING	
B.4.1 MODBUS MEMORY MAP	B-8
B.4.2 DATA FORMATS	B-53

C. IEC 61850 COMMUN

C.1 INTRODUCTION

ICATIONS	C.1.1	OVERVIEW	
	C.1.2	COMMUNICATION PROFILES	C-1
	C.1.3	MMS PROTOCOL	C-1
	C.1.4	PEER-TO-PEER COMMUNICATION	
	C.1.5	FILE SERVICES	C-1
	C.1.6	COMMUNICATION SOFTWARE UTILITIES	C-2
	C.1.7	NON-IEC 61850 DATA	
	C.1.8	TCP CONNECTION TIMING	C-2
	C.1.9	LOGICAL NODE MMXU DATA MAPPING	C-2
	C.1.10	LOGICAL NODE GGIO DATA MAPPING	C-2
	C.1.11	OTHER LOGICAL NODE MAPPING	C-2
	C.2 ACSI	CONFORMANCE	
	C.2.1	ACSI BASIC CONFORMANCE STATEMENT	C-3
	C.2.2	ACSI MODELS CONFORMANCE STATEMENT	C-3
	C.2.3	ACSI SERVICES CONFORMANCE STATEMENT	C-4
	C.3 LOGIC	AL NODES	
	C.3.1	LOGICAL NODES TABLE	C-7

D. IEC 60870-5-104 **COMMUNICATIONS**

D.1 IEC 60870-5-104

D.1.1	INTEROPERABILITY DOCUMENTD-1				
D.1.2	POINT LISTD-9				

E. DNP COMMUNICATIONS E.1 DEVICE PROFILE DOCUMENT

E.1.1	DNP V3.00 DEVICE PROFILE	E-1
E.1.2	IMPLEMENTATION TABLE	E-4
E.2 DNP P	OINT LISTS	
E.2.1	BINARY INPUT POINTS	E-8
	BINARY INPUT POINTS BINARY AND CONTROL RELAY OUTPUT	

	E.2.4 ANALOG INPUTS	E-11
F. MISCELLANEOUS	F.1 CHANGE NOTES	
	F.1.1 REVISION HISTORY F.1.2 CHANGES TO THE L90 MANUAL	
	F.2 ABBREVIATIONS F.2.1 STANDARD ABBREVIATIONS	F-4
	F.3 WARRANTY F.3.1 GE MULTILIN WARRANTY	F-6

CAUTION

1

1.1.1 CAUTIONS AND WARNINGS



Before attempting to install or use the relay, it is imperative that all WARNINGS and CAU-TIONS in this manual are reviewed to help prevent personal injury, equipment damage, and/ or downtime.

1.1.2 INSPECTION CHECKLIST

- Open the relay packaging and inspect the unit for physical damage.
- View the rear nameplate and verify that the correct model has been ordered.

Please read this chapter to help guide you through the initial setup of your new relay.




Figure 1–1: REAR NAMEPLATE (EXAMPLE)

- Ensure that the following items are included:
 - Instruction Manual
 - GE enerVista CD (includes the EnerVista UR Setup software and manuals in PDF format)
 - · mounting screws
 - registration card (attached as the last page of the manual)
- Fill out the registration form and return to GE Multilin (include the serial number located on the rear nameplate).
- For product information, instruction manual updates, and the latest software updates, please visit the GE Multilin website at http://www.GEindustrial.com/multilin.



If there is any noticeable physical damage, or any of the contents listed are missing, please contact GE Multilin immediately.

GE MULTILIN CONTACT INFORMATION AND CALL CENTER FOR PRODUCT SUPPORT:

GE Multilin 215 Anderson Avenue Markham, Ontario Canada L6E 1B3 **TELEPHONE**: (905) 294-6222, 1-800-547-8629 (North America only)

 FAX:
 (905) 201-2098

 E-MAIL:
 gemultilin@indsys.ge.com

 HOME PAGE:
 http://www.GEindustrial.com/multilin

1.2.1 INTRODUCTION TO THE UR

Historically, substation protection, control, and metering functions were performed with electromechanical equipment. This first generation of equipment was gradually replaced by analog electronic equipment, most of which emulated the single-function approach of their electromechanical precursors. Both of these technologies required expensive cabling and auxiliary equipment to produce functioning systems.

Recently, digital electronic equipment has begun to provide protection, control, and metering functions. Initially, this equipment was either single function or had very limited multi-function capability, and did not significantly reduce the cabling and auxiliary equipment required. However, recent digital relays have become quite multi-functional, reducing cabling and auxiliaries significantly. These devices also transfer data to central control facilities and Human Machine Interfaces using electronic communications. The functions performed by these products have become so broad that many users now prefer the term IED (Intelligent Electronic Device).

It is obvious to station designers that the amount of cabling and auxiliary equipment installed in stations can be even further reduced, to 20% to 70% of the levels common in 1990, to achieve large cost reductions. This requires placing even more functions within the IEDs.

Users of power equipment are also interested in reducing cost by improving power quality and personnel productivity, and as always, in increasing system reliability and efficiency. These objectives are realized through software which is used to perform functions at both the station and supervisory levels. The use of these systems is growing rapidly.

High speed communications are required to meet the data transfer rates required by modern automatic control and monitoring systems. In the near future, very high speed communications will be required to perform protection signaling with a performance target response time for a command signal between two IEDs, from transmission to reception, of less than 3 milliseconds. This has been established by the IEC 61850 standard.

IEDs with the capabilities outlined above will also provide significantly more power system data than is presently available, enhance operations and maintenance, and permit the use of adaptive system configuration for protection and control systems. This new generation of equipment must also be easily incorporated into automation systems, at both the station and enterprise levels. The GE Multilin Universal Relay (UR) has been developed to meet these goals.

1.2.2 HARDWARE ARCHITECTURE

a) UR BASIC DESIGN

The UR is a digital-based device containing a central processing unit (CPU) that handles multiple types of input and output signals. The UR can communicate over a local area network (LAN) with an operator interface, a programming device, or another UR device.




Figure 1–2: UR CONCEPT BLOCK DIAGRAM

The **CPU module** contains firmware that provides protection elements in the form of logic algorithms, as well as programmable logic gates, timers, and latches for control features.

Input elements accept a variety of analog or digital signals from the field. The UR isolates and converts these signals into logic signals used by the relay.

Output elements convert and isolate the logic signals generated by the relay into digital or analog signals that can be used to control field devices.

b) UR SIGNAL TYPES

The **contact inputs and outputs** are digital signals associated with connections to hard-wired contacts. Both 'wet' and 'dry' contacts are supported.

The **virtual inputs and outputs** are digital signals associated with UR-series internal logic signals. Virtual inputs include signals generated by the local user interface. The virtual outputs are outputs of FlexLogic[™] equations used to customize the device. Virtual outputs can also serve as virtual inputs to FlexLogic[™] equations.

The **analog inputs and outputs** are signals that are associated with transducers, such as Resistance Temperature Detectors (RTDs).

The **CT and VT inputs** refer to analog current transformer and voltage transformer signals used to monitor AC power lines. The UR-series relays support 1 A and 5 A CTs.

The **remote inputs and outputs** provide a means of sharing digital point state information between remote UR-series devices. The remote outputs interface to the remote inputs of other UR-series devices. Remote outputs are FlexLogic[™] operands inserted into IEC 61850 GSSE and GOOSE messages.

The **direct inputs and outputs** provide a means of sharing digital point states between a number of UR-series IEDs over a dedicated fiber (single or multimode), RS422, or G.703 interface. No switching equipment is required as the IEDs are connected directly in a ring or redundant (dual) ring configuration. This feature is optimized for speed and intended for pilot-aided schemes, distributed logic applications, or the extension of the input/output capabilities of a single relay chassis.

c) UR SCAN OPERATION

The UR-series devices operate in a cyclic scan fashion. The device reads the inputs into an input status table, solves the logic program (FlexLogic[™] equation), and then sets each output to the appropriate state in an output status table. Any resulting task execution is priority interrupt-driven.




Figure 1–3: UR-SERIES SCAN OPERATION

1.2.3 SOFTWARE ARCHITECTURE

The firmware (software embedded in the relay) is designed in functional modules which can be installed in any relay as required. This is achieved with Object-Oriented Design and Programming (OOD/OOP) techniques.

Object-Oriented techniques involve the use of 'objects' and 'classes'. An 'object' is defined as "a logical entity that contains both data and code that manipulates that data". A 'class' is the generalized form of similar objects. By using this concept, one can create a Protection Class with the Protection Elements as objects of the class such as Time Overcurrent, Instantaneous Overcurrent, Current Differential, Undervoltage, Overvoltage, Underfrequency, and Distance. These objects represent completely self-contained software modules. The same object-class concept can be used for Metering, Input/Output Control, HMI, Communications, or any functional entity in the system.

Employing OOD/OOP in the software architecture of the Universal Relay achieves the same features as the hardware architecture: modularity, scalability, and flexibility. The application software for any Universal Relay (e.g. Feeder Protection, Transformer Protection, Distance Protection) is constructed by combining objects from the various functionality classes. This results in a 'common look and feel' across the entire family of UR-series platform-based applications.

1.2.4 IMPORTANT CONCEPTS

As described above, the architecture of the UR-series relays differ from previous devices. To achieve a general understanding of this device, some sections of Chapter 5 are guite helpful. The most important functions of the relay are contained in "elements". A description of the UR-series elements can be found in the Introduction to Elements section in Chapter 5. An example of a simple element, and some of the organization of this manual, can be found in the Digital Elements section. An explanation of the use of inputs from CTs and VTs is in the Introduction to AC Sources section in Chapter 5. A description of how digital signals are used and routed within the relay is contained in the Introduction to FlexLogic[™] section in Chapter 5.

1.3.1 PC REQUIREMENTS

The faceplate keypad and display or the EnerVista UR Setup software interface can be used to communicate with the relay. The EnerVista UR Setup software interface is the preferred method to edit settings and view actual values because the PC monitor can display more information in a simple comprehensible format.

The following minimum requirements must be met for the EnerVista UR Setup software to properly operate on a PC.

- Pentium class or higher processor (Pentium II 300 MHz or higher recommended)
- Windows 95, 98, 98SE, ME, NT 4.0 (Service Pack 4 or higher), 2000, XP
- Internet Explorer 4.0 or higher .
- 128 MB of RAM (256 MB recommended) .
- 200 MB of available space on system drive and 200 MB of available space on installation drive •
- Video capable of displaying 800 x 600 or higher in high-color mode (16-bit color)
- RS232 and/or Ethernet port for communications to the relay ٠

The following gualified modems have been tested to be compliant with the L90 and the EnerVista UR Setup software.

- US Robotics external 56K FaxModem 5686 •
- US Robotics external Sportster 56K X2
- PCTEL 2304WT V.92 MDC internal modem

1.3.2 INSTALLATION

After ensuring the minimum requirements for using EnerVista UR Setup are met (see previous section), use the following procedure to install the EnerVista UR Setup from the enclosed GE enerVista CD.

- Insert the GE enerVista CD into your CD-ROM drive. 1.
- Click the Install Now button and follow the installation instructions to install the no-charge enerVista software. 2.
- 3. When installation is complete, start the enerVista Launchpad application.
- 4. Click the IED Setup section of the Launch Pad window.



1

5. In the enerVista Launch Pad window, click the Install Software button and select the "L90 Line Differential Relay" from the Install Software window as shown below. Select the "Web" option to ensure the most recent software release, or select "CD" if you do not have a web connection, then click the Check Now button to list software items for the L90.



6. Select the L90 software program and release notes (if desired) from the list and click the **Download Now** button to obtain the installation program.

GE N	^{tutilin} enerVista 3.0	LAUNCI	Y ∀ PAD
	GIIGI A1219 20 Download Now	Option	A Y PAU
GATION	DOWNLOADS		Check All
	File Name (Check to select)	Version	Status
	d60:Set-up Programs:enerVista UR Setup Software (3.40	New File
D Setup	VR:Set-up Programs:enerVista UR Setup Software	3.40	New File
nent Library			
E			
are Library			
scriptions			

- 7. enerVista Launchpad will obtain the installation program from the Web or CD. Once the download is complete, doubleclick the installation program to install the EnerVista UR Setup software.
- 8. Select the complete path, including the new directory name, where the EnerVista UR Setup will be installed.
- 9. Click on **Next** to begin the installation. The files will be installed in the directory indicated and the installation program will automatically create icons and add EnerVista UR Setup to the Windows start menu.

1 GETTING STARTED

10. Click **Finish** to end the installation. The L90 device will be added to the list of installed IEDs in the enerVista Launchpad window, as shown below.



1.3.3 CONNECTING ENERVISTA UR SETUP WITH THE L90

This section is intended as a quick start guide to using the EnerVista UR Setup software. Please refer to the EnerVista UR Setup Help File and Chapter 4 of this manual for more information.

a) CONFIGURING AN ETHERNET CONNECTION

Before starting, verify that the Ethernet network cable is properly connected to the Ethernet port on the back of the relay. To setup the relay for Ethernet communications, it will be necessary to define a Site, then add the relay as a Device at that site.

- 1. Install and start the latest version of the EnerVista UR Setup software (available from the GE enerVista CD or online from http://www.GEindustrial.com/multilin (see previous section for installation instructions).
- 2. Select the "UR" device from the enerVista Launchpad to start EnerVista UR Setup.
- 3. Click the **Device Setup** button to open the Device Setup window, then click the **Add Site** button to define a new site.
- 4. Enter the desired site name in the "Site Name" field. If desired, a short description of site can also be entered along with the display order of devices defined for the site. Click the **OK** button when complete.
- 5. The new site will appear in the upper-left list in the EnerVista UR Setup window. Click on the new site name and then click the **Device Setup** button to re-open the Device Setup window.
- 6. Click the Add Device button to define the new device.
- 7. Enter the desired name in the "Device Name" field and a description (optional) of the site.
- 8. Select "Ethernet" from the **Interface** drop-down list. This will display a number of interface parameters that must be entered for proper Ethernet functionality.
 - Enter the relay IP address (from SETTINGS ⇒ PRODUCT SETUP ⇒ ⊕ COMMUNICATIONS ⇒ ⊕ NETWORK ⇒ IP ADDRESS) in the "IP Address" field.
 - Enter the relay Modbus address (from the PRODUCT SETUP ⇒ ⊕ COMMUNICATIONS ⇒ ⊕ MODBUS PROTOCOL ⇒ MOD-BUS SLAVE ADDRESS setting) in the "Slave Address" field.
 - Enter the Modbus port address (from the PRODUCT SETUP ⇒ ⊕ COMMUNICATIONS ⇒ ⊕ MODBUS PROTOCOL ⇒ ⊕ MODBUS TCP PORT NUMBER setting) in the "Modbus Port" field.
- Click the Read Order Code button to connect to the L90 device and upload the order code. If an communications error
 occurs, ensure that the three EnerVista UR Setup values entered in the previous step correspond to the relay setting
 values.

10. Click **OK** when the relay order code has been received. The new device will be added to the Site List window (or Online window) located in the top left corner of the main EnerVista UR Setup window.

The Site Device has now been configured for Ethernet communications. Proceed to Section c) below to begin communications.

b) CONFIGURING AN RS232 CONNECTION

Before starting, verify that the RS232 serial cable is properly connected to the RS232 port on the front panel of the relay.


- 1. Install and start the latest version of the EnerVista UR Setup software (available from the GE enerVista CD or online from http://www.GEindustrial.com/multilin.
- 2. Select the **Device Setup** button to open the Device Setup window and click the **Add Site** button to define a new site.
- 3. Enter the desired site name in the "Site Name" field. If desired, a short description of site can also be entered along with the display order of devices defined for the site. Click the **OK** button when complete.
- 4. The new site will appear in the upper-left list in the EnerVista UR Setup window. Click on the new site name and then click the **Device Setup** button to re-open the Device Setup window.
- 5. Click the Add Device button to define the new device.
- 6. Enter the desired name in the "Device Name" field and a description (optional) of the site.
- 7. Select "Serial" from the **Interface** drop-down list. This will display a number of interface parameters that must be entered for proper serial communications.
 - Enter the relay slave address and COM port values (from the SETTINGS ⇒ PRODUCT SETUP ⇒ ↓ COMMUNICATIONS ⇒ ↓ SERIAL PORTS menu) in the "Slave Address" and "COM Port" fields.
 - Enter the physical communications parameters (baud rate and parity settings) in their respective fields.
- Click the Read Order Code button to connect to the L90 device and upload the order code. If an communications error
 occurs, ensure that the EnerVista UR Setup serial communications values entered in the previous step correspond to
 the relay setting values.
- 9. Click "OK" when the relay order code has been received. The new device will be added to the Site List window (or Online window) located in the top left corner of the main EnerVista UR Setup window.

The Site Device has now been configured for RS232 communications. Proceed to Section c) Connecting to the Relay below to begin communications.

c) CONNECTING TO THE RELAY

1. Open the Display Properties window through the Site List tree as shown below:

1



842743A1.CDR

- 2. The Display Properties window will open with a status indicator on the lower left of the EnerVista UR Setup window.
- 3. If the status indicator is red, verify that the Ethernet network cable is properly connected to the Ethernet port on the back of the relay and that the relay has been properly setup for communications (steps A and B earlier).

If a relay icon appears in place of the status indicator, than a report (such as an oscillography or event record) is open. Close the report to re-display the green status indicator.

4. The Display Properties settings can now be edited, printed, or changed according to user specifications.



Refer to Chapter 4 in this manual and the EnerVista UR Setup Help File for more information about the using the EnerVista UR Setup software interface.

1 GETTING STARTED

1.4.1 MOUNTING AND WIRING

Please refer to Chapter 3: Hardware for detailed mounting and wiring instructions. Review all **WARNINGS** and **CAUTIONS** carefully.

1.4.2 COMMUNICATIONS

The EnerVista UR Setup software communicates to the relay via the faceplate RS232 port or the rear panel RS485 / Ethernet ports. To communicate via the faceplate RS232 port, a standard "straight-through" serial cable is used. The DB-9 male end is connected to the relay and the DB-9 or DB-25 female end is connected to the PC COM1 or COM2 port as described in the CPU Communications Ports section of Chapter 3.




Figure 1–4: RELAY COMMUNICATIONS OPTIONS

To communicate through the L90 rear RS485 port from a PC RS232 port, the GE Multilin RS232/RS485 converter box is required. This device (catalog number F485) connects to the computer using a "straight-through" serial cable. A shielded twisted-pair (20, 22, or 24 AWG) connects the F485 converter to the L90 rear communications port. The converter terminals (+, –, GND) are connected to the L90 communication module (+, –, COM) terminals. Refer to the *CPU Communications Ports* section in Chapter 3 for option details. The line should be terminated with an R-C network (i.e. 120 Ω , 1 nF) as described in the Chapter 3.

1.4.3 FACEPLATE DISPLAY

All messages are displayed on a 2×20 character vacuum fluorescent display to make them visible under poor lighting conditions. An optional liquid crystal display (LCD) is also available. Messages are displayed in English and do not require the aid of an instruction manual for deciphering. While the keypad and display are not actively being used, the display will default to defined messages. Any high priority event driven message will automatically override the default message and appear on the display.

1.5 USING THE RELAY

1.5.1 FACEPLATE KEYPAD


Display messages are organized into 'pages' under the following headings: Actual Values, Settings, Commands, and Targets. The MENU key navigates through these pages. Each heading page is broken down further into logical subgroups.

The \bigcirc (MESSAGE) \bigcirc keys navigate through the subgroups. The \bigcirc VALUE \bigcirc keys scroll increment or decrement numerical setting values when in programming mode. These keys also scroll through alphanumeric values in the text edit mode. Alternatively, values may also be entered with the numeric keypad.

The key initiates and advance to the next character in text edit mode or enters a decimal point. The key may be pressed at any time for context sensitive help messages. The key stores altered setting values.

1.5.2 MENU NAVIGATION

Press the key to select the desired header display page (top-level menu). The header title appears momentarily followed by a header display page menu item. Each press of the key advances through the main heading pages as illustrated below.




1.5.3 MENU HIERARCHY

The setting and actual value messages are arranged hierarchically. The header display pages are indicated by double scroll bar characters (\blacksquare), while sub-header pages are indicated by single scroll bar characters (\blacksquare). The header display pages represent the highest level of the hierarchy and the sub-header display pages fall below this level. The MESSAGE \blacksquare and \bigcirc keys move within a group of headers, sub-headers, setting values, or actual values. Continually pressing the MESSAGE \bigcirc key from a header display specific information for the header category. Conversely, continually pressing the \bigcirc MESSAGE key from a setting value or actual value display returns to the header display.

HIGHEST LEVEL

LOWEST LEVEL (SETTING VALUE)



1.5.4 RELAY ACTIVATION

1

The relay is defaulted to the "Not Programmed" state when it leaves the factory. This safeguards against the installation of a relay whose settings have not been entered. When powered up successfully, the Trouble LED will be on and the In Service LED off. The relay in the "Not Programmed" state will block signaling of any output relay. These conditions will remain until the relay is explicitly put in the "Programmed" state.

Select the menu message SETTINGS ⇒ PRODUCT SETUP ⇒ ^① INSTALLATION ⇒ RELAY SETTINGS

RELZ	Y S	ETTINGS:
Not	Pro	grammed

To put the relay in the "Programmed" state, press either of the A VALUE keys once and then press replate Trouble LED will turn off and the In Service LED will turn on. The settings for the relay can be programmed manually (refer to Chapter 5) via the faceplate keypad or remotely (refer to the EnerVista UR Setup Help file) via the EnerVista UR Setup software interface.

1.5.5 RELAY PASSWORDS

It is recommended that passwords be set up for each security level and assigned to specific personnel. There are two user password security access levels, COMMAND and SETTING:

1. COMMAND

The COMMAND access level restricts the user from making any settings changes, but allows the user to perform the following operations:

- operate breakers via faceplate keypad
- change state of virtual inputs
- clear event records
- clear oscillography records
- operate user-programmable pushbuttons

2. SETTING

The SETTING access level allows the user to make any changes to any of the setting values.



Refer to the *Changing Settings* section in Chapter 4 for complete instructions on setting up security level passwords.

1.5.6 FLEXLOGIC[™] CUSTOMIZATION

FlexLogicTM equation editing is required for setting up user-defined logic for customizing the relay operations. See the *FlexLogic*TM section in Chapter 5 for additional details.

1.5 USING THE RELAY

1.5.7 COMMISSIONING

1

Templated tables for charting all the required settings before entering them via the keypad are available from the GE Multilin website at <u>http://www.GEindustrial.com/multilin</u>. Commissioning tests are also included in the *Commissioning* chapter of this manual.

The L90 requires a minimum amount of maintenance when it is commissioned into service. The L90 is a microprocessorbased relay and its characteristics do not change over time. As such no further functional tests are required.

Furthermore the L90 performs a number of ongoing self-tests and takes the necessary action in case of any major errors (see the *Relay Self-Test* section in Chapter 7 for details). However, it is recommended that maintenance on the L90 be scheduled with other system maintenance. This maintenance may involve the following.

In-service maintenance:

- 1. Visual verification of the analog values integrity such as voltage and current (in comparison to other devices on the corresponding system).
- 2. Visual verification of active alarms, relay display messages, and LED indications.
- 3. LED test.
- 4. Visual inspection for any damage, corrosion, dust, or loose wires.
- 5. Event recorder file download with further events analysis.
- Out-of-service maintenance:
- 1. Check wiring connections for firmness.
- 2. Analog values (currents, voltages, RTDs, analog inputs) injection test and metering accuracy verification. Calibrated test equipment is required.
- 3. Protection elements setpoints verification (analog values injection or visual verification of setting file entries against relay settings schedule).
- 4. Contact inputs and outputs verification. This test can be conducted by direct change of state forcing or as part of the system functional testing.
- 5. Visual inspection for any damage, corrosion, or dust.
- 6. Event recorder file download with further events analysis.
- 7. LED Test and pushbutton continuity check.

Unscheduled maintenance such as during a disturbance causing system interruption:

1. View the event recorder and oscillography or fault report for correct operation of inputs, outputs, and elements.

If it is concluded that the relay or one of its modules is of concern, contact GE Multilin or one of its representatives for prompt service.

2.1.1 OVERVIEW

The L90 Line Differential Relay is a digital current differential relay system with an integral communications channel interface.

The L90 is intended to provide complete protection for transmission lines of any voltage level. Both three phase and single phase tripping schemes are available. Models of the L90 are available for application on both two and three terminal lines. The L90 uses per phase differential at 64 kbps transmitting 2 phaselets per cycle. The current differential scheme is based on innovative patented techniques developed by GE. The L90 algorithms are based on the Fourier transform–phaselet approach and an adaptive statistical restraint. The restraint is similar to a traditional percentage differential scheme, but is adaptive based on relay measurements. When used with a 64 kbps channel, the innovative "phaselets" approach yields an operating time of 1.0 to 1.5 cycles (typical). The adaptive statistical restraint approach provides both more sensitive and more accurate fault sensing. This allows the L90 to detect relatively higher impedance single line to ground faults that existing systems may not. The basic current differential element operates on current input only. Long lines with significant capacitance can benefit from charging current compensation if terminal voltage measurements are applied to the relay. The voltage input is also used for some protection and monitoring features such as directional elements, fault locator, metering, and distance backup.

The L90 is designed to operate over different communications links with various degrees of noise encountered in power systems and communications environments. Since correct operation of the relay is completely dependent on data received from the remote end, special attention must be paid to information validation. The L90 incorporates a high degree of security by using a 32-bit CRC (cyclic redundancy code) inter-relay communications packet.

In addition to current differential protection, the relay provides multiple backup protection for phase and ground faults. For overcurrent protection, the time overcurrent curves may be selected from a selection of standard curve shapes or a custom FlexCurve[™] for optimum co-ordination. Additionally, three zones of phase and ground distance protection with power swing blocking, out-of-step tripping, line pickup, load encroachment, and POTT features are included.

The L90 incorporates charging current compensation for applications on very long transmission lines without loss of sensitivity. The line capacitive current is removed from the terminal phasors.

For breaker-and-a-half or ring applications, the L90 design provides secure operation during external faults with possible CT saturation.

Voltage, current, and power metering is built into the relay as a standard feature. Current parameters are available as total waveform RMS magnitude, or as fundamental frequency only RMS magnitude and angle (phasor).

Diagnostic features include a sequence of records capable of storing 1024 time-tagged events. The internal clock used for time-tagging can be synchronized with an IRIG-B signal or via the SNTP protocol over the Ethernet port. This precise time stamping allows the sequence of events to be determined throughout the system. Events can also be programmed (via FlexLogic[™] equations) to trigger oscillography data capture which may be set to record the measured parameters before and after the event for viewing on a personal computer (PC). These tools significantly reduce troubleshooting time and simplify report generation in the event of a system fault.

A faceplate RS232 port may be used to connect to a PC for the programming of settings and the monitoring of actual values. A variety of communications modules are available. Two rear RS485 ports allow independent access by operating and engineering staff. All serial ports use the Modbus[®] RTU protocol. The RS485 ports may be connected to system computers with baud rates up to 115.2 kbps. The RS232 port has a fixed baud rate of 19.2 kbps. Optional communications modules include a 10BaseF Ethernet interface which can be used to provide fast, reliable communications in noisy environments. Another option provides two 10BaseF fiber optic ports for redundancy. The Ethernet port supports IEC 61850, Modbus[®]/ TCP, and TFTP protocols, and allows access to the relay via any standard web browser (L90 web pages). The IEC 60870-5-104 protocol is supported on the Ethernet port. DNP 3.0 and IEC 60870-5-104 cannot be enabled at the same time.

The L90 IEDs use flash memory technology which allows field upgrading as new features are added. The following Single Line Diagram illustrates the relay functionality using ANSI (American National Standards Institute) device numbers.

2

Table 2–1: DEVICE NUMBERS AND FUNCTIONS

DEVICE NUMBER	FUNCTION
21G	Ground Distance
21P	Phase Distance
25	Synchrocheck
27P	Phase Undervoltage
27X	Auxiliary Undervoltage
50BF	Breaker Failure
50DD	Adaptive Fault Detector (sensitive current disturbance detector)
50G	Ground Instantaneous Overcurrent
50N	Neutral Instantaneous Overcurrent
50P	Phase Instantaneous Overcurrent
50_2	Negative Sequence Instantaneous Overcurrent
51G	Ground Time Overcurrent
51N	Neutral Time Overcurrent

DEVICE NUMBER	FUNCTION
51P	Phase Time Overcurrent
51_2	Negative Sequence Time Overcurrent
52	AC Circuit Breaker
59N	Neutral Overvoltage
59P	Phase Overvoltage
59X	Auxiliary Overvoltage
67N	Neutral Directional Overcurrent
67P	Phase Directional Overcurrent
67_2	Negative Sequence Directional Overcurrent
68	Power Swing Blocking
78	Out-of-Step Tripping
79	Automatic Recloser
87L	Segregated Line Current Differential






Table 2–2: OTHER DEVICE FUNCTIONS

FUNCTION	FUNCTION		FUNCTION
Breaker Arcing Current (I ² t)	FlexLogic [™] Equations		Oscillography
Breaker Control	IEC 61850	Communications (optional)	Pilot Scheme (POTT)
Contact Inputs (up to 96)	L90 Chanr	nel Tests	Setting Groups (6)
Contact Outputs (up to 64)	Line Picku	р	Stub Bus
Control Pushbuttons	Load Encr	oachment	Time Synchronization over SNTP
CT Failure Detector	Metering:	Current, Voltage, Power,	Transducer Inputs/Outputs
Data Logger	Energy, Frequency, Demand, Power Factor, 87L current,		User Definable Displays
Digital Counters (8)		local and remote phasors	User Programmable LEDs
Digital Elements (48)	Modbus Communications		User Programmable Pushbuttons
Direct Inputs (8 per L90 comms channel)	Modbus User Map		User Programmable Self-Tests
DNP 3.0 or IEC 60870-5-104 Comms.	Non-Volatile Latches		Virtual Inputs (64)
Event Recorder	Non-Volatile Selector Switch		Virtual Outputs (96)
Fault Locator and Fault Reporting	Open Pole Detector		VT Fuse Failure
FlexElements [™] (8)			

2.1.2 FEATURES

2

LINE CURRENT DIFFERENTIAL

- Phase segregated, high-speed digital current differential system
- Overhead and underground AC transmission lines, series compensated lines
- Two and three terminal line applications
- Zero-sequence removal for application on lines with tapped transformers connected in a grounded Wye on the line side
- GE phaselets approach based on Discrete Fourier Transform with 64 samples per cycle and transmitting 2 timestamped phaselets per cycle
- · Adaptive restraint approach improving sensitivity and accuracy of fault sensing
- Increased security for trip decision using Disturbance Detector and Trip Output logic
- Continuous clock synchronization via the distributed synchronization technique
- Increased transient stability through DC decaying offset removal
- Accommodates up to 5 times CT ratio differences
- · Peer-to-peer (master-master) architecture changing to master-slave via DTT (if channel fails) at 64 kbps
- Charging current compensation
- Interfaces direct fiber, multiplexed RS422 and G.703 connections with relay ID check
- Per phase line differential protection Direct Transfer Trip plus 8 user-assigned pilot signals via the communications channel
- Secure 32-bit CRC protection against communications errors
- Channel asymmetry (up to 10 ms) compensation using GPS satellite-controlled clock

BACKUP PROTECTION:

- DTT provision for pilot schemes
- Three zones of distance protection with POTT scheme, power swing blocking/out-of-step tripping, line pickup, and load encroachment
- Two-element time overcurrent and 2-element instantaneous overcurrent directional phase overcurrent protection
- Two-element time overcurrent and 2-element instantaneous overcurrent directional zero-sequence protection

2.1 INTRODUCTION

- Two-element time overcurrent and 2-element instantaneous overcurrent negative-sequence overcurrent protection
- Undervoltage and overvoltage protection

ADDITIONAL PROTECTION:

- Breaker failure protection
- Stub bus protection
- VT and CT supervision
- GE "sources" approach allowing grouping of different CTs and VTs from multiple input channels
- Open pole detection
- Breaker trip coil supervision and "seal-in" of trip command
- FlexLogic[™] allowing creation of user-defined distributed protection and control logic

CONTROL:

- 1 and 2 breakers configuration for 1¹/₂ and ring bus schemes, pushbutton control from the relay
- Auto-reclosing and synchrochecking
- Breaker arcing current

MONITORING:

- Oscillography of current, voltage, FlexLogic[™] operands, and digital signals (1 × 128 cycles to 31 × 8 cycles configurable)
- Events recorder: 1024 events
- Fault locator

METERING:

- Actual 87L remote phasors, differential current, channel delay, and channel asymmetry at all line terminals of line current differential protection
- Line current, voltage, real power, reactive power, apparent power, power factor, and frequency

COMMUNICATIONS:

- RS232 front port: 19.2 kbps
- 1 or 2 RS485 rear ports: up to 115 kbps
- 10BaseF Ethernet port supporting IEC 61850 protocol

2.1.3 ORDERING

The relay is available as a 19-inch rack horizontal mount unit or a reduced size (¾) vertical mount unit, and consists of the following modules: power supply, CPU, CT/VT, digital input/output, transducer input/output, L90 Communications. Each of these modules can be supplied in a number of configurations specified at the time of ordering. The information required to completely specify the relay is provided in the following tables (see Chapter 3 for full details of relay modules).

Table 2–3: L90 ORDER CODES (HORIZONTAL UNITS)

L90 - * ** -	* * * - F	** - H ** -	L ** -	N ** -	s 🞌 -	U ** - W	
BASE UNIT L90 CPU E							Base Unit RS485 and RS485
G	iii	i i	i	i	i	i	RS485 and multi-mode ST 10Base-F
н		1 1	1	1	1	1	RS485 and multi-mode ST redundant 10Base-F
J K I							 RS485 and multi-mode ST 100Base-FX RS485 and multi-mode ST redundant 100Base-FX
L	;;;	1	ł		ł	ł	RS485 and single mode SC 100Base-FX
м	i i i	i i	i	i	i	i	RS485 and single mode SC redundant 100Base-FX
N I	!!!		!	!	!	!	RS485 and 10/100Base-T
P R			ł	ł	ł	ł	 RS485 and single mode ST 100Base-FX RS485 and single mode ST redundant 100Base-FX
SOFTWARE 00	;;;;	1	- i -		i i		No software options
02	i i i	1	į	į	i	į	Breaker-and-a-Half software
03 05	!!!		-		-	ļ	IEC 61850; not available for Type E CPUs
MOUNT/COATING	HII						Breaker-and-a-Half software and IEC 61850; not available for Type E CPUs Horizontal (19" rack)
	Aİİ	i i	i	i	i	i	Horizontal (19" rack) with harsh environmental coating
FACEPLATE/ DISPLAY	CI				!		English display
	P A				-	ł	 English display with 4 small and 12 large programmable pushbuttons Chinese display
	B	1 1	ł	ł	ł	ł	Chinese display with 4 small and 12 large programmable pushbuttons
	рj	i i	i	i	i	i	French display
	GI		-	!	-	!	French display with 4 small and 12 large programmable pushbuttons
	R S			ł		ł	 Russian display Russian display with 4 small and 12 large programmable pushbuttons
POWER SUPPLY	H	1 1					125 / 250 V AC/DC power supply
(redundant supply must be same type as main supply)	н						RH 125 / 250 V AC/DC with redundant 125 / 250 V AC/DC power supply
be same type as main supply)	L		-	-	-	-	 24 to 48 V (DC only) power supply 24 to 48 V (DC only) with redundant 24 to 48 V DC power supply
CT/VT MODULES	L	8F	8F				RL 24 to 48 V (DC only) with redundant 24 to 48 V DC power supply Standard 4CT/4VT
		8H	8H	i	i	i	Standard 8CT
DIGITAL INPUTS/OUTPUTS		XX	XX	XX	XX	XX	No Module
		4A 4B	4A 4B	4A 4B	4A 4B	4A 4B	 4 Solid-State (no monitoring) MOSFET outputs 4 Solid-State (voltage with optional current) MOSFET outputs
		4D 4C	4C	4C	4C	4C	4 Solid-State (current with optional voltage) MOSFET outputs
		4D	4D	4D	4D	4D	16 digital inputs with Auto-Burnishing
		4L	4L	4L	4L 67	4L	14 Form-A (no monitoring) Latching outputs
		67 6A	67 6A	67 6A	67 6A	67 6A	 8 Form-A (no monitoring) outputs 2 Form-A (voltage with optional current) and 2 Form-C outputs, 8 digital inputs
		6B	6B	6B	6B	6B	2 Form-A (voltage with optional current) and 4 Form-C outputs, 4 digital inputs
		6C	6C	6C	6C	6C	8 Form-C outputs
		6D 6E	6D 6E	6D 6E	6D 6E	6D 6E	 16 digital inputs 4 Form-C outputs, 8 digital inputs
		6F	6F	6F	6F	6F	8 Fast Form-C outputs
		6G	6G	6G	6G	6G	4 Form-A (voltage with optional current) outputs, 8 digital inputs
		6H	6H	6H	6H	6H	6 Form-A (voltage with optional current) outputs, 4 digital inputs
		6K 6L	6K 6L	6K 6L	6K 6L	6K 6L	 4 Form-C and 4 Fast Form-C outputs 2 Form-A (current with optional voltage) and 2 Form-C outputs, 8 digital inputs
		6M	6M	6M	6M	6M	2 Form-A (current with optional voltage) and 2 Form-C outputs, 4 digital inputs
		6N	6N	6N	6N	6N	4 Form-A (current with optional voltage) outputs, 8 digital inputs
		6P 6R	6P 6R	6P 6R	6P 6R	6P 6R	 6 Form-A (current with optional voltage) outputs, 4 digital inputs 2 Form-A (no monitoring) and 2 Form-C outputs, 8 digital inputs
		6S	6S	6S	6S	6S	2 Form-A (no monitoring) and 2 Form-C outputs, 4 digital inputs 2 Form-A (no monitoring) and 4 Form-C outputs, 4 digital inputs
		6T	6T	6T	6T	6T	4 Form-A (no monitoring) outputs, 8 digital inputs
TRANSPUSER		6U	6U	6U	6U	6U	6 Form-A (no monitoring) outputs, 4 digital inputs
TRANSDUCER INPUTS/OUTPUTS		5A 5C	5A 5C	5A 5C	5A 5C	5A 5C	 4 dcmA inputs, 4 dcmA outputs (only one 5A module is allowed) 8 RTD inputs
(select a maximum of 3 per unit)		5D	5D	5D	5D	5D	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed)
		5E	5E	5E	5E	5E	4 RTD inputs, 4 dcmA inputs
		5F	5F	5F	5F	5F	8 dcmA inputs
INTER-RELAY COMMUNICATIONS						2A 2B	 2A C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode 2B C37.94SM, 1300nm single-mode, ELED, 2 channel single-mode
(select a maximum of 1 per unit)						2E	2E Bi-phase, single channel
						2F	2F Bi-phase, dual channel
						72 73	 1550 nm, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 2 Channel
						74	74 Channel 1 - RS422; Channel 2 - 1550 nm, single-mode, LASER
						75	75 Channel 1 - G.703; Channel 2 - 1550 nm, Single-mode LASER
						76	76 IEEE C37.94, 820 nm, multimode, LED, 1 Channel
						77 7A	 77 IEEE C37.94, 820 nm, multimode, LED, 2 Channels 7A 820 nm, multi-mode, LED, 1 Channel
						7B	7B 1300 nm, multi-mode, LED, 1 Channel
						7C	7C 1300 nm, single-mode, ELED, 1 Channel
						7D	7D 1300 nm, single-mode, LASER, 1 Channel
						7E 7F	 7E Channel 1 - G.703; Channel 2 - 820 nm, multi-mode 7F Channel 1 - G.703; Channel 2 - 1300 nm, multi-mode
						7G	7G Channel 1 - G.703; Channel 2 - 1300 nm, single-mode ELED
						7H	7H 820 nm, multi-mode, LED, 2 Channels
						7l 7 l	7I 1300 nm, multi-mode, LED, 2 Channels
						7J 7K	 7J 1300 nm, single-mode, ELED, 2 Channels 7K 1300 nm, single-mode, LASER, 2 Channels
						7L	7L Channel 1 - RS422; Channel 2 - 820 nm, multi-mode, LED
						7M	7M Channel 1 - RS422; Channel 2 - 1300 nm, multi-mode, LED
						7N	7N Channel 1 - RS422; Channel 2 - 1300 nm, single-mode, ELED
						7P 7Q	 7P Channel 1 - RS422; Channel 2 - 1300 nm, single-mode, LASER 7Q Channel 1 - G.703; Channel 2 - 1300 nm, single-mode LASER
						7Q 7R	7R G.703, 1 Channel
						7S	7S G.703, 2 Channels
						7T 7W	7T RS422, 1 Channel 7W RS422, 2 Channels

2

Table 2-4: L90 ORDER CODES (REDUCED SIZE VERTICAL UNITS)

BASE UNIT L90	- * * * -	F ** - H **	- L ** • N	** = R *	Reduced Size Vertical Mount Base Unit
CPU É					RS485 and RS485
G	iii	i i	i	i i	RS485 and multi-mode ST 10Base-F
н			1	- I - I	RS485 and multi-mode ST redundant 10Base-F
J	111	- I - I	1		RS485 and multi-mode ST 100Base-FX
K I		!!		!!!	RS485 and multi-mode ST redundant 100Base-FX
L I		!!			RS485 and single mode SC 100Base-FX
M I N I					RS485 and single mode SC redundant 100Base-FX RS485 and 10/100Base-T
P I					RS485 and single mode ST 100Base-FX
		1 1		1 1	RS485 and single mode ST roobase+7X RS485 and single mode ST redundant 100Base-FX
SOFTWARE 00		- i i		- i - i	No software options
02	iii	i i	i	ii	Breaker-and-a-Half software
03	iii	i i	i	i i	IEC 61850; not available for Type E CPUs
05	iii	i i	i	i i	Breaker-and-a-Half software and IEC 61850; not available for Type E CPUs
IOUNT/COATING	V I I	i i	i	i i	Vertical (3/4 rack)
	B	I I	1	I I	Vertical (3/4 rack) with harsh environmental coating
ACEPLATE/ DISPLAY	FI				English display
	LI		1	1	English display with 4 small and 6 large programmable pushbuttons
	κI	. I I			Chinese display
	MI	!!	-	!!!	Chinese display with 4 small and 6 large programmable pushbuttons
	ні	!!	-	!!!	French display
	NI				French display with 4 small and 6 large programmable pushbuttons
	ΊI	!!			Russian display
OWER SUPPLY	QI				Russian display with 4 small and 6 large programmable pushbuttons
UNER BUFFLI	H L				125 / 250 V AC/DC power supply 24 to 48 V (DC only) power supply
T/VT MODULES	L	8F	1 8F		Standard 4CT/4VT
		8H	8H		Standard 4C174V1 Standard 8CT
IGITAL INPUTS/OUTPUTS		XX		XX	No Module
		4A		4A 1	4 Solid-State (no monitoring) MOSFET outputs
		4B		4B	4 Solid-State (voltage with optional current) MOSFET outputs
		4C		4C	4 Solid-State (current with optional voltage) MOSFET outputs
		4D		4D	16 digital inputs with Auto-Burnishing
		4L		4L	14 Form-A (no monitoring) Latching outputs
		67	67	67	8 Form-A (no monitoring) outputs
		6A		6A	2 Form-A (voltage with optional current) and 2 Form-C outputs, 8 digital inputs
		6B		6B	2 Form-A (voltage with optional current) and 4 Form-C outputs, 4 digital inputs
		6C		6C	8 Form-C outputs
		6D		6D	16 digital inputs
		6E		6E	4 Form-C outputs, 8 digital inputs
		6F		6F	8 Fast Form-C outputs
		6G		6G	4 Form-A (voltage with optional current) outputs, 8 digital inputs
		6H 6K		6H 6K	6 Form-A (voltage with optional current) outputs, 4 digital inputs 4 Form-C and 4 Fast Form-C outputs
		6L	6L	6L	2 Form-A (current with optional voltage) and 2 Form-C outputs, 8 digital inputs
		6M		6M	2 Form-A (current with optional voltage) and 2 Form-C outputs, 4 digital inputs
		6N		6N	4 Form-A (current with optional voltage) outputs, 8 digital inputs
		6P		6P	6 Form-A (current with optional voltage) outputs, 4 digital inputs
		6R		6R	2 Form-A (no monitoring) and 2 Form-C outputs, 8 digital inputs
		6S		6S	2 Form-A (no monitoring) and 4 Form-C outputs, 4 digital inputs
		6T		6T	4 Form-A (no monitoring) outputs, 8 digital inputs
		6U	6U	6U	6 Form-A (no monitoring) outputs, 4 digital inputs
			5A	5A	4 dcmA inputs, 4 dcmA outputs (only one 5A module is allowed)
RANSDUCER		5A		5C	0 DTD is suite
NPUTS/OUTPUTS		5C			8 RTD inputs
NPUTS/OUTPUTS	:)	5C 5D	5D	5D	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed)
NPUTS/OUTPUTS	:)	5C 5D 5E	5D 5E	5D 5E	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs
NPUTS/OUTPUTS select a maximum of 3 per unit)	5C 5D	5D 5E	5D 5E 5F	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY	:)	5C 5D 5E	5D 5E	5D 5E 5F 2	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs A C37.945M, 1300nm single-mode, ELED, 1 channel single-mode
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 5F 2. 2	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs A C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode B C37.94SM, 1300nm single-mode, ELED, 2 channel single-mode
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 5F 2. 2	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs A C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode B C37.94SM, 1300nm single-mode, ELED, 2 channel single-mode Bi-phase, single channel
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 5F 21 21 21 22 21 21 21 21 21 21 21 21 21	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 4 cmA inputs C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel Bi-phase, dual channel
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 5F 2 2 2 2 2 2 7	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode C37.94SM, 1300nm single-mode, ELED, 2 channel single-mode Bi-phase, single channel Fisiphase, dual channel 1550 nm, single-mode, LASER, 1 Channel
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 5F 21 21 21 22 21 21 21 21 21 21 21 21 21	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs A C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel Bi-phase, dual channel Bi-phase, dual channel 1550 nm, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 2 Channel
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 5F 2 2 2 2 2 7 7 7	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 4 cmA inputs 4 cmA inputs 4 cmA inputs C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel Bi-phase, single channel Bi-phase, dual channel 1550 nm, single-mode, LASER, 1 Channel Channel 1 - RS422; Channel 2 - 1550 nm, single-mode, LASER
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 5F 22 21 22 77 77 77 77	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 4 C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel Fib-phase, dual channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel Channel 1 - RS422; Channel 2 - 1550 nm, single-mode, LASER Channel 1 - G.703; Channel 2 - 1550 nm, Single-mode, LASER
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 1 5F 2 21 22 22 7 7 7 7 7 7 7 7 7 7 7 7 7	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 4 dcmA inputs
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 5F 5F 22 22 22 22 22 23 77 77	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 4 C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel Bi-phase, dual channel 1550 nm, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel Channel 1 - R5422; Channel 2 - 1550 nm, Single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, Single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, Single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, Single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, Single-mode, LASER Channel E - G703; Channel 2 - 1550 nm, Single-mode, LASER REE C37.94, 820 nm, multimode, LED, 1 Channel MED A S20 nm, multimode, LED, 1 Channel S20 nm, multi-mode, LED, 1 Channel
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 1 5F 2 2 2 2 2 2 2 7 7 7 7 7 7 7 7 7 7 7 7 7	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 4 dcmA inputs 4 C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel Ei-phase, dual channel 1550 nm, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 2 Channel Channel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER Car3.94, 820 nm, multimode, LED, 1 Channel IEEE C37.94, 820 nm, multimode, LED, 2 Channel Sa0 nm, multimode, LED, 2 Channel Ison m, multimode, LED, 2 Channel Ison m, multimode, LED, 1 Channel Ison m, multimode, LED, 2 Channel Ison m, multimode, LED, 1 Channel Ison m, multimode, LE
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 1 5E 2 21 22 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs A C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode B icphase, single channel F Bi-phase, dual channel 2 1550 nm, single-mode, LASER, 2 Channel 3 1550 nm, single-mode, LASER, 2 Channel 4 Channel 1 - RS422; Channel 2 - 1550 nm, single-mode, LASER 5 Channel 1 - G703; Channel 2 - 1550 nm, single-mode, LASER 6 IEEE C37.94, 820 nm, multimode, LED, 1 Channel 7 IEEE C37.94, 820 nm, multimode, LED, 2 Channels 8 20 nm, multi-mode, LED, 1 Channel 8 1300 nm, multi-mode, LED, 1 Channel 1 300 nm, single-mode, ELED, 1 Channel 1 300 nm, single-mode, ELED, 1 Channel
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY OMMUNICATIONS		5C 5D 5E	5D 5E	5D 5F 22 22 22 22 22 22 23 22 22 27 77 77 77 77 77 77 77 77 77 77	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 4 C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel Bi-phase, dual channel 1550 nm, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 2 Channel Channel 1 - R5422; Channel 2 - 1550 nm, Single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, Single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, Single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, Single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, Single-mode, LASER BEEE C37.94, 820 nm, multimode, LED, 1 Channel B20 nm, multi-mode, LED, 1 Channel 1300 nm, single-mode, LASER, 1 Channel
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 1 5F 22 22 77 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 4 dcmA inputs 1550 nm, single-mode, LASER, 1 Channel 1 1550 nm, single-mode, LASER 4 dcmAnnel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER 5 channel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER 6 channel 1 - R542; Channel 2 - 1550 nm, single-mode, LASER 6 lEEE C37.94, 820 nm, multimode, LED, 1 Channel 1EEE C37.94, 820 nm, multimode, LED, 2 Channel 1300 nm, single-mode, LED, 1 Channel 1300 nm, single-mode, LED, 1 Channel 1300 nm, single-mode, LED, 1 Channel 1300 nm, single-mode, LED, 1 Channel 1300 nm, single-mode, LASER, 1 Channel
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY OMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 1 5F 2 21 22 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs A C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode B i-phase, single channel F Bi-phase, dual channel 2 1550 nm, single-mode, LASER, 2 Channel 3 1550 nm, single-mode, LASER, 2 Channel 4 Channel 1 - G703; Channel 2 - 1550 nm, single-mode, LASER 5 Channel 1 - G703; Channel 2 - 1550 nm, single-mode, LASER 6 IEEE C37.94, 820 nm, multimode, LED, 1 Channel 7 IEEE C37.94, 820 nm, multimode, LED, 2 Channels 8 1300 nm, single-mode, LLED, 1 Channel 1 300 nm, single-mode, LLED, 1 Channel 2 1300 nm, single-mode, LLED, 1 Channel 2 1300 nm, single-mode, LLED, 1 Channel 2 1300 nm, single-mode, LASER, 1 Channel 2 Channel 1 - G703; Channel 2 - 820 nm, multi-mode 5 Channel 1 - G703; Channel 2 - 1300 nm, multi-mode
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 5F 22 22 22 22 22 7 7 7 7 7 7 7 7 7 7 7 7	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 4 C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel Bi-phase, dual channel 1550 nm, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 channel 1 - 6703; Channel 2 - 1550 nm, Single-mode, LASER 1EEE C37.94, 820 nm, multimode, LED, 1 Channel 1200 nm, multi-mode, LED, 1 Channel 1300 nm, single-mode, LED, 1 Channel 1300 nm, single-mode, LASER, 1 Channel 1300 nm, single-mode, LASER, 1 Channel Channel 1 - G.703; Channel 2 - 820 nm, multi-mode Channel 1 - G.703; Channel 2 - 1300 nm, single-mode ELED Channel 1 - G.703; Channel 2 - 1300 nm, single-mode ELED Channel 1 - G.703; Channel 2 - 1300 nm, single-mode ELED Channel 1 - G.703; Channel 2 - 1300 nm, single-mode ELED
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5F 22 5F 22 22 22 77 7 7 7 7 7 7 7 7 7 7 7 7 7 7	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 8 dcmA inputs A C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode B icphase, single channel 5 Bicphase, dual channel 2 1550 nm, single-mode, LASER, 1 Channel 3 1550 nm, single-mode, LASER, 2 Channel 4 Channel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER 5 Channel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER 6 Channel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER 6 Channel 1 - R5422; Channel 2 - 1550 nm, Single-mode, LASER 7 IEEE C37.94, 820 nm, multimode, LED, 1 Channel 1 IEEE C37.94, 820 nm, multimode, LED, 2 Channel 8 1300 nm, single-mode, LED, 1 Channel 1 300 nm, single-mode, LASER, 1 Channel 1 300 nm, single-mode, LASER, 1 Channel 2 Channel 1 - G703; Channel 2 - 1300 nm, multi-mode 6 Channel 1 - G703; Channel 2 - 1300 nm, single-mode ELED 4 820 nm, multi-mode, LED, 2 Channels
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 1 5F 2 21 22 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 8 dcmA, inputs 4 C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel Bi-phase, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel Channel 1 - RS422; Channel 2 - 1550 nm, single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, single-mode, LASER 1EEE C37.94, 820 nm, multimode, LED, 1 Channel 1820 nm, multi-mode, LED, 1 Channel 1300 nm, single-mode, LED, 1 Channel 1300 nm, single-mode, LED, 1 Channel 1300 nm, single-mode, LASER, 1 Channel 1300 nm, single-mode, LASER, 1 Channel Channel 1 - G703; Channel 2 - 820 nm, multi-mode Channel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Channel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Channel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Channel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Hannel 1 - G703; Channel 2 - 1300 nm,
NPUTS/OUTPUTS		5C 5D 5E	5D 5E	5D 5F 22 22 22 22 22 22 22 77 77 77 77 77 77	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs A C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel F Bi-phase, dual channel 1550 nm, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1500 nm, single-mode, LED, 1 Channel 126E C37.94, 820 nm, multimode, LED, 2 Channels 820 nm, multi-mode, LED, 1 Channel 1300 nm, single-mode, LASER, 1 Channel 1300 nm, single-mode, LASER, 1 Channel 1300 nm, single-mode, LASER, 1 Channel Channel 1 - G.703; Channel 2 - 1300 nm, single-mode, ELED Channel 1 - G.703; Channel 2 - 1300 nm, single-mode, ELED 1300 nm, multi-mode, LED, 2 Channels 1300 nm, multi-mode, LED, 2 Channels 1300 nm, single-mode, LED, 2 Channels 1300 nm, single-mode, ELED, 2 Channels 1300 nm, s
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5F 1 5F 22 22 22 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	 4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 8 dcmA inputs A C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel F Bi-phase, dual channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel Channel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER C Channel 1 - R5422; Channel 2 - 1550 nm, Single-mode, LASER C Channel 1 - R5422; Channel 2 - 1550 nm, Single-mode, LASER C Channel 1 - R5422; Channel 2 - 1550 nm, Single-mode, LASER C ELEE C37.94, 820 nm, multimode, LED, 1 Channel 1820 nm, milli-mode, LED, 1 Channel 1300 nm, single-mode, LASER, 1 Channel C Channel 1 - G703; Channel 2 - 1300 nm, multimode C Channel 1 - G703; Channel 2 - 1300 nm, single-mode ELED C Channel 1 - G703; Channel 2 - 1300 nm, single-mode ELED S C Channel 1 - G703; Channel 2 - 1300 nm, single-mode C Channel 1 - G703; Channel 2 - 1300 nm, single-mode ELED S C Channel 1 - G703; Channel 2 - 1300 nm, single-mode ELED S C Channel 1 - G703; Channel 2 - 1300 nm, single-mode ELED S C Channel 1 - G703; Channel 2 - 1300 nm, single-mode S C Channel 1 - G703; Channel 2 - 1300 nm, single-mode S C Channel 1 - G703; Channel 2 - 1300 nm, single-mode S C Channel 1 - G703; Channel 2 - 1300 nm, single-mode S C Channel 1 - G703; Channel 2 - 1300 nm, single-mode S C Channel 1 - G703; Channel 2 - 1300 nm, single-mode S C Channel 1 - G703; Channel 2 - 1300 nm, single-mode S Channel 1 - G703; Channel 2 - 1300 nm, single-mode S Channel 1 - G703; Channel 2 - 1300 nm, single-mode S Channel 1 - G703; Channel 2 - 1300 nm, single-mode S Channel 1 - G703; Channel 2 - 1300 nm, single-mode S S Channel 1 - G703; Channel 2 - 1300 nm, single-mode
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 5F 22 22 22 22 22 22 22 22 22 22 27 77 77	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs A C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel Bi-phase, dual channel 1550 nm, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 1 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel Channel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, single-mode, LASER Channel 1 - G703; Channel 2 - 1550 nm, single-mode, LASER BEEE C37.94, 820 nm, multimode, LED, 1 Channel Bi300 nm, multi-mode, LED, 1 Channel Bi300 nm, single-mode, LASER, 1 Channel 1300 nm, single-mode, LASER, 1 Channel Channel 1 - G703; Channel 2 - 820 nm, multi-mode Channel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Rounel 1 - G703; Channel 2 - 1300 nm, single-mode ELED Bi300 nm, multi-mode, LED, 2 Channels 1300 nm, single-mode, ELED, 2 Channels 1300 nm, single-mode, ELD, 2 Channels 1300 nm, single-mode, LASER, 1 Channel Son nm, multi-mode, LED, 2 Channels 1300 nm, single-mode, ELD, 2 Channels 1300 nm, single-mode, LASER, 2 Channels 1300 nm, single-mode, LASER, 2 Channels 1300 nm, single-mode, LASER, 2 Channels Son nm Lith-mode, LASER, 2 Channels Son nm, multi-mode, LASER, 2 Channels Son nm, single-mode, LASER, 2 Cha
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5F 22 22 22 22 22 22 22 7 7 7 7 7 7 7 7 7	 4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs, and inputs 8 dcmA, inputs, and inp
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5F 1 5F 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	 4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 8 dcmA inputs A C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode Bi-phase, single channel F Bi-phase, dual channel 1550 nm, single-mode, LASER, 2 Channel 3 1550 nm, single-mode, LASER, 2 Channel 4 Channel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER 5 Channel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER 5 Channel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER 5 Channel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER 6 Channel 1 - R5422; Channel 2 - 1550 nm, single-mode, LASER 8 1EEE C37.94, 820 nm, multimode, LED, 1 Channel 1300 nm, single-mode, LASER, 2 Channel Channel 1 - G703; Channel 2 - 1500 nm, single-mode C Channel 1 - G703; Channel 2 - 1300 nm, single-mode C Channel 1 - G703; Channel 2 - 1300 nm, single-mode C Channel 1 - G703; Channel 2 - 1300 nm, single-mode S C Channel 1 - G703; Channel 2 - 1300 nm, single-mode S C hannel 1 - G703; Channel 2 - 1300 nm, single-mode S C hannel 1 - G703; Channel 2 - 1300 nm, single-mode S C hannel 1 - G703; Channel 2 - 1300 nm, single-mode S C hannel 1 - G703; Channel 2 - 1300 nm, single-mode S C hannel 1 - G703; Channel 2 - 820 nm, multi-mode S C hannel 1 - G703; Channel 2 - 1300 nm, single-mode S Channel 1 - G703; Channel 2 - 1300 nm, single-mode S Channel 1 - G703; Channel 2 - 1300 nm, single-mode S Channel 1 - G703; Channel 2 - 820 nm, multi-mode S Channel 1 - R5422; Channel 2 - 820 nm, multi-mode, LED S Channel 1 - R5422; Channel 2 - 1300 nm, single-mode, LED S Channel 1 - R5422; Channel 2 - 1300 nm, single-mode, LED S Channel 1 - R5422; Channel 2 - 1300 nm, single-mode, LED
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 5F 22 22 22 22 22 22 22 22 22 22 27 77 77	 4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 8 dcmA inputs 8 dcmA inputs 8 dcmA inputs 8 dcmA inputs 9 dcmA inputs 8 dcmA inputs 8 dcmA inputs 9 dcmA inputs 8 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs 9 dcmA inputs <l< td=""></l<>
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5F 22 5F 22 22 22 77 77 77 77 77 77 77 77 77 77 7	 4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs, and dcmA, inputs, a
NPUTS/OUTPUTS select a maximum of 3 per unit NTER-RELAY COMMUNICATIONS		5C 5D 5E	5D 5E	5D 5F 1 5F 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	 4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, 1300nm single-mode, ELED, 1 channel single-mode 8 G37.94SM, 1300nm single-mode, ELED, 2 channel single-mode 8 Bi-phase, single channel 9 Bi-phase, dual channel 1550 nm, single-mode, LASER, 1 Channel 2 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 nm, single-mode, LASER, 2 Channel 1550 rdm, single-mode, LASER, 2 Channel 1 Channel 1 - G703; Channel 2 - 1550 nm, Single-mode, LASER 6 IEEE C37.94, 820 nm, multimode, LED, 1 Channel 1 1300 nm, single-mode, LED, 1 Channel 1 300 nm, single-mode, LED, 1 Channel 1 300 nm, single-mode, LED, 1 Channel 1 300 nm, single-mode, LASER, 1 Channel 1 300 nm, single-mode, LED, 1 Channel 1 300 nm, single-mode, LASER, 1 Channel 1 300 nm, single-mode, LASER, 1 Channel 1 300 nm, single-mode, LED, 2 Channels 1 300 nm, single-mode, LED, 2 Channels 1 300 nm, single-mode, LASER, 2 Channels 1 Channel 1 - R5422; Channel 2 - 300 nm, single-mode, LED 1 Channel 1 - R5422; Channel 2 - 1300 nm, single-mode, LASER 2 Channel 1 - R5422; Channel 2 - 1300 n
IPUTS/OUTPUTS select a maximum of 3 per unit ITER-RELAY OMMUNICATIONS		5C 5D 5E	5D 5E	5D 5E 5F 22 22 22 22 22 22 22 22 22 22 22 22 22	 4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed) 4 RTD inputs, 4 dcmA inputs 8 dcmA inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs 8 dcmA, inputs, and inputs 8 dcmA, inputs, and inp

2-6

2 PRODUCT DESCRIPTION

The order codes for replacement modules to be ordered separately are shown in the following table. When ordering a replacement CPU module or faceplate, please provide the serial number of your existing unit.

Table 2–5: ORDER CODES FOR REPLACEMENT MODULES

	JR - ** - *	
POWER SUPPLY	1H	125 / 250 V AC/DC
(redundant supply only available in horizontal units; must	1L RH	24 to 48 V (DC only) redundant 125 / 250 V AC/DC
be same type as main supply)	I RH I	redundant 125 / 250 V AC/DC redundant 24 to 48 V (DC only)
CPU	9E	RS485 and RS485 (Modbus RTU, DNP 3.0)
	9G	RS485 and 10Base-F (Ethernet, Modbus TCP/IP, DNP 3.0)
	9H	RS485 and Redundant 10Base-F (Ethernet, Modbus TCP/IP, DNP 3.0)
	9J 9K	RS485 and multi-mode ST 100Base-FX (Ethernet, Modbus TCP/IP, DNP 3.0) RS485 and multi-mode ST redundant 100Base-FX (Ethernet, Modbus TCP/IP, DNP 3.0)
	9L	RS485 and single mode SC 100Base-FX (Ethernet, Modbus TCP/IP, DNP 3.0)
	9M	RS485 and single mode SC redundant 100Base-FX (Ethernet, Modbus TCP/IP, DNP 3.0)
	9N	RS485 and 10/100Base-T (Ethernet, Modbus TCP/IP, DNP 3.0)
	9P 9R	RS485 and single mode ST 100Base-FX (Ethernet, Modbus TCP/IP, DNP 3.0) RS485 and single mode ST redundant 100Base-FX (Ethernet, Modbus TCP/IP, DNP 3.0)
FACEPLATE/DISPLAY	3C	Horizontal faceplate with keypad and English display
	3P	Horizontal faceplate with keypad, user-programmable pushbuttons, and English display
	3R	Horizontal faceplate with keypad and Russian display
	3S 3A	Horizontal faceplate with keypad, user-programmable pushbuttons, and Russian display Horizontal faceplate with keypad and Chinese display
	3B	Horizontal faceplate with keypad, user-programmable pushbuttons, and Chinese display
	j 3D j	Horizontal faceplate with keypad and French display
	3G	Horizontal faceplate with keypad, user-programmable pushbuttons, and French display
	3F 3L	Vertical faceplate with keypad and English display Vertical faceplate with keypad, user-programmable pushbuttons, and English display
	3L 3K	Vertical faceplate with keypad and Russian display
	3M	Vertical faceplate with keypad, user-programmable pushbuttons, and Russian display
	3H	Vertical faceplate with keypad and Chinese display
	3N	Vertical faceplate with keypad, user-programmable pushbuttons, and Chinese display
	3J	Vertical faceplate with keypad and French display
DIGITAL	3Q	Vertical faceplate with keypad, user-programmable pushbuttons, and French display
DIGITAL INPUTS/OUTPUTS	4A 4B	4 Solid-State (no monitoring) MOSFET outputs 4 Solid-State (voltage with optional current) MOSFET outputs
	4D 4D	4 Solid-State (voltage with optional voltage) MOSFET outputs
	4D	16 digital inputs with Auto-Burnishing
	4L	14 Form-A (no monitoring) Latching outputs
	67 6A	8 Form-A (no monitoring) outputs 2 Form-A (voltage with optional current) and 2 Form-C outputs, 8 digital inputs
	6B	2 Form-A (voltage with optional current) and 4 Form-C outputs, 4 digital inputs
	6C	8 Form-C outputs
	6D	16 digital inputs
	6E 6F	4 Form-C outputs, 8 digital inputs 8 Fast Form-C outputs
	6G	4 Form-A (voltage with optional current) outputs, 8 digital inputs
	6H	6 Form-A (voltage with optional current) outputs, 4 digital inputs
	6K	4 Form-C and 4 Fast Form-C outputs
	6L 6M	2 Form-A (current with optional voltage) and 2 Form-C outputs, 8 digital inputs 2 Form-A (current with optional voltage) and 4 Form-C outputs, 4 digital inputs
	6N	4 Form-A (current with optional voltage) outputs, 8 digital inputs
	6P	6 Form-A (current with optional voltage) outputs, 4 digital inputs
	6R	2 Form-A (no monitoring) and 2 Form-C outputs, 8 digital inputs
	6S 6T	2 Form-A (no monitoring) and 4 Form-C outputs, 4 digital inputs 4 Form-A (no monitoring) outputs, 8 digital inputs
	6U	6 Form-A (no monitoring) outputs, 4 digital inputs
CT/VT	8F	Standard 4CT/4VT
MODULES (NOT AVAILABLE FOR THE C30)	8G 8H	Sensitive Ground 4CT/4VT Standard 8CT
(01 8J	Sensitive Ground 8CT
UR INTER-RELAY COMMUNICATIONS	2A	C37.94SM, 1300nm single-mode, ELED, 1 channel single-mode
	2B	C37.94SM, 1300nm single-mode, ELED, 2 channel single-mode
	72	1550 nm, single-mode, LASER, 1 Channel
	73	1550 nm, single-mode, LASER, 2 Channel Channel 1, RS422: Channel 2, 1550 nm, single mode, LASER
	74 75	Channel 1 - RS422; Channel 2 - 1550 nm, single-mode, LASER Channel 1 - G.703; Channel 2 - 1550 nm, Single-mode LASER
	76	IEEE C37.94, 820 nm, multimode, LED, 1 Channel
	77	IEEE C37.94, 820 nm, multimode, LED, 2 Channels
	7A	820 nm, multi-mode, LED, 1 Channel
	7B	1300 nm, multi-mode, LED, 1 Channel
	7C	1300 nm, single-mode, ELED, 1 Channel
	7D 7E	1300 nm, single-mode, LASER, 1 Channel Channel 1 - G 703: Channel 2 - 820 nm, multi-mode
	7E 7F	Channel 1 - G.703; Channel 2 - 820 nm, multi-mode Channel 1 - G.703; Channel 2 - 1300 nm, multi-mode
	7G	Channel 1 - G.703; Channel 2 - 1300 nm, single-mode ELED
	7H	820 nm, multi-mode, LED, 2 Channels
	7	1300 nm, multi-mode, LED, 2 Channels
	7J	1300 nm, single-mode, ELED, 2 Channels
	7K	1300 nm, single-mode, LASER, 2 Channels Channel 1 - RS422; Channel 2 - 820 nm, multi-mode, LED
	7L 7M	Channel 1 - RS422; Channel 2 - 1300 nm, multi-mode, LED
	7 M	Channel 1 - RS422; Channel 2 - 1300 nm, single-mode, ELED
	7P	Channel 1 - RS422; Channel 2 - 1300 nm, single-mode, LASER
	7Q	Channel 1 - G.703; Channel 2 - 1300 nm, single-mode LASER
	7R	G.703, 1 Channel
	7S	G.703, 2 Channels
	7T	RS422, 1 Channel
TRANSDUCER	7W 5A	RS422, 2 Channels 4 dcmA inputs, 4 dcmA outputs (only one 5A module is allowed)
INPUTS/OUTPUTS	5C	8 RTD inputs
INPUTS/OUTPUTS	5D	4 RTD inputs, 4 dcmA outputs (only one 5D module is allowed)
INPUTS/OUTPUTS		

2.2.1 INTER-RELAY COMMUNICATIONS

Dedicated inter-relay communications may operate over 64 kbps digital channels or dedicated fiber optic channels. Available interfaces include:

- RS422 at 64 kbps
- G.703 at 64 kbps
- Dedicated fiber optics at 64 kbps. The fiber optic options include:
 - 820 nm multi-mode fiber with an LED transmitter
 - 1300 nm multi-mode fiber with an LED transmitter
 - 1300 nm single-mode fiber with an ELED transmitter
 - 1300 nm single-mode fiber with a LASER transmitter
 - 1550 nm single-mode fiber with a LASER transmitter
 - IEEE C37.94 820 nm multi-mode fiber with an LED transmitter

All fiber optic options use an ST connector. L90 models are available for use on two or three terminal lines. A two terminal line application requires one bidirectional channel. However, in two terminal line applications, it is also possible to use an L90 relay with two bidirectional channels. The second bidirectional channel will provide a redundant backup channel with automatic switchover if the first channel fails.

The L90 current differential relay is designed to function in a Peer to Peer or Master–Master architecture. In the Peer to Peer architecture, all relays in the system are identical and perform identical functions in the current differential scheme. In order for every relay on the line to be a Peer, each relay must be able to communicate with all of the other relays. If there is a failure in communications among the relays, the relays will revert to a Master–Slave architecture on a 3-terminal system, with the Master as the relay that has current phasors from all terminals. Using two different operational modes increases the dependability of the current differential scheme on a 3-terminal system by reducing reliance on communications.

The main difference between a Master and a Slave L90 is that only a Master relay performs the actual current differential calculation, and only a Master relay communicates with the relays at all other terminals of the protected line.

At least one Master L90 relay must have live communications to all other terminals in the current differential scheme; the other L90 relays on that line may operate as Slave relays. All Master relays in the scheme will be equal, and each will perform all functions. Each L90 relay in the scheme will determine if it is a Master by comparing the number of terminals on the line to the number of active communication channels.

The Slave terminals only communicate with the Master; there is no Slave to Slave communications path. As a result, a Slave L90 relay cannot calculate the differential current. When a Master L90 relay issues a local trip signal, it also sends a Direct Transfer Trip signal to all of the other L90 relays on the protected line.

If a Slave L90 relay issues a trip from one of its backup functions, it can send a transfer trip signal to its Master and other Slave relays if such option is designated. Because a Slave cannot communicate with all the relays in the differential scheme, the Master will then "broadcast" the Direct Transfer Trip signal to all other terminals.

The Slave L90 Relay performs the following functions:


- Samples currents and voltages
- Removes DC offset from the current via the mimic algorithm
- Creates phaselets
- Calculates sum of squares data
- Transmits current data to all Master L90 relays
- Performs all local relaying functions
- Receives Current Differential DTT and Direct Input signals from all other L90 relays
- Transmits Direct Output signals to all communicating relays
- Sends synchronization information of local clock to all other L90 clocks

The Master L90 Relay performs the following functions:

- Performs all functions of a Slave L90
- Receives current phasor information from all relays
- Performs the Current Differential algorithm
- Sends a Current Differential DTT signal to all L90 relays on the protected line

2 PRODUCT DESCRIPTION

In the Peer to Peer mode, all L90 relays act as Masters.



TYPICAL 2-TERMINAL APPLICATION




Figure 2–2: COMMUNICATIONS PATHS

831009A4.CDF

2.2.2 CHANNEL MONITOR

The L90 has logic to detect that the communications channel is deteriorating or has failed completely. This can provide an alarm indication and disable the current differential protection. Note that a failure of the communications from the Master to a Slave does not prevent the Master from performing the current differential algorithm; failure of the communications from a Slave to the Master will prevent the Master from performing the correct current differential logic. Channel propagation delay is being continuously measured and adjusted according to changes in the communications path. Every relay on the protection system can assigned an unique ID to prevent advertent loopbacks at multiplexed channels.

2.2.3 LOOPBACK TEST

This option allows the user to test the relay at one terminal of the line by "looping" the transmitter output to the receiver input; at the same time, the signal sent to the remote will not change. A local loopback feature is included in the relay to simplify single ended testing.

2.2.4 DIRECT TRANSFER TRIPPING

The L90 includes provision for sending and receiving a single-pole Direct Transfer Trip (DTT) signal from current differential protection between the L90 relays at the line terminals using the pilot communications channel. The user may also initiate an additional eight pilot signals with an L90 communications channel to create trip/block/signaling logic. A FlexLogic™ operand, an external contact closure, or a signal over the LAN communication channels can be assigned for that logic.

2.3.1 PROTECTION AND CONTROL FUNCTIONS

• **Current Differential Protection**: The current differential algorithms used in the L90 Line Differential Relay are based on the Fourier transform 'phaselet' approach and an adaptive statistical restraint. The L90 uses per-phase differential at 64 kbps with 2 phaselets per cycle. A detailed description of the current differential algorithms is found in Chapter 8. The current differential protection can be set in a percentage differential scheme with a single or dual slope.

- **Backup Protection**: In addition to the primary current differential protection, the L90 Line Differential Relay incorporates backup functions that operate on the local relay current only, such as directional phase overcurrent, directional neutral overcurrent, negative sequence overcurrent, undervoltage, overvoltage, and distance protection.
 - Multiple Setting Groups: The relay can store six groups of settings. They may be selected by user command, a configurable contact input or a FlexLogic[™] equation to allow the relay to respond to changing conditions.
 - User-Programmable Logic: In addition to the built-in protection logic, the relay may be programmed by the user via FlexLogic[™] equations.
 - Configurable Inputs and Outputs: All of the contact converter inputs (Digital Inputs) to the relay may be assigned by the user to directly block a protection element, operate an output relay or serve as an input to FlexLogic[™] equations. All of the outputs, except for the self test critical alarm contacts, may also be assigned by the user.

2.3.2 METERING AND MONITORING FUNCTIONS

- Metering: The relay measures all input currents and calculates both phasors and symmetrical components. When AC potential is applied to the relay via the optional voltage inputs, metering data includes phase and neutral current, phase voltage, three phase and per phase W, VA, and var, and power factor. Frequency is measured on either current or voltage inputs. They may be called onto the local display or accessed via a computer. All terminal current phasors and differential currents are also displayed at all relays, allowing the user opportunity to analyze correct polarization of currents at all terminals.
- Event Records: The relay has a 'sequence of events' recorder which combines the recording of snapshot data and oscillography data. Events consist of a broad range of change of state occurrences, including input contact changes, measuring-element pickup and operation, FlexLogic[™] equation changes, and self-test status. The relay stores up to 1024 events with the date and time stamped to the nearest microsecond. This provides the information needed to determine a sequence of events, which can reduce troubleshooting time and simplify report generation after system events.
- **Oscillography**: The relay stores oscillography data at a sampling rate of 64 times per cycle. The relay can store from 1 to 64 records. Each oscillography file includes a sampled data report consisting of:
 - Instantaneous sample of the selected currents and voltages (if AC potential is used),
 - the status of each selected contact input,
 - the status of each selected contact output,
 - the status of each selected measuring function, and
 - the status of various selected logic signals, including virtual inputs and outputs.

The captured oscillography data files can be accessed via the remote communications ports on the relay.

- CT Failure / Current Unbalance Alarm: The relay has current unbalance alarm logic. The unbalance alarm may be supervised by a zero sequence voltage detector. The user may block the relay from tripping when the current unbalance alarm operates.
- Trip Circuit Monitor: On those outputs designed for trip duty, a trip voltage monitor will continuously measure the DC voltage across output contacts to determine if the associated trip circuit is intact. If the voltage dips below the minimum voltage or the breaker fails to open or close after a trip command, an alarm can be activated.
- Self-Test: The most comprehensive self testing of the relay is performed during a power-up. Because the system is
 not performing any protection activities at power-up, tests that would be disruptive to protection processing may be
 performed. The processors in the CPU and all DSP modules participate in startup self-testing. Self-testing checks
 approximately 85 to 90% of the hardware, and CRC/check-sum verification of all PROMs is performed. The processors communicate their results to each other so that if any failures are detected, they can be reported to the user. Each
 processor must successfully complete its self tests before the relay begins protection activities.

a) ALARMS

The relay contains a dedicated alarm relay, the Critical Failure Alarm, housed in the Power Supply module. This output relay is not user programmable. This relay has Form-C contacts and is energized under normal operating conditions. The Critical Failure Alarm will become de-energized if the relay self test algorithms detect a failure that would prevent the relay from properly protecting the transmission line.

b) LOCAL USER INTERFACE

The relay's local user interface (on the faceplate) consists of a 2 × 20 vacuum florescent display (VFD) and a 22 button keypad. The keypad and display may be used to view data from the relay, to change settings in the relay, or to perform control actions. Also, the faceplate provides LED indications of status and events..

c) TIME SYNCHRONIZATION

The relay includes a clock which can run freely from the internal oscillator or be synchronized from an external IRIG-B signal. With the external signal, all relays wired to the same synchronizing signal will be synchronized to within 0.1 millisecond.

d) FUNCTION DIAGRAMS




Figure 2–3: L90 BLOCK DIAGRAM




Figure 2–4: MAIN SOFTWARE MODULES

2.4.1 PROTECTION ELEMENTS

 The operating times below include the activation time of a trip rated Form-A output contact unless otherwise indicated. FlexLogic[™] operands of a given element are 4 ms faster. This should be taken into account when using FlexLogic[™] to interconnect with other protection or control elements of the relay, building FlexLogic[™] equations, or interfacing with other IEDs or power system devices via communications or different output contacts.

PHASE DISTANCE

Characteristic:	Mho (memory polarized or offset) or Quad (memory polarized or non-direc- tional)
Number of zones:	3
Directionality:	forward, reverse, or non-directional
Reach (secondary Ω):	0.02 to 500.00 Ω in steps of 0.01
Reach accuracy:	±5% including the effect of CVT tran-
	sients up to an SIR of 30
Distance:	
Characteristic angle:	30 to 90° in steps of 1 : 30 to 90° in steps of 1
Directional supervision:	
Characteristic angle:	30 to 90° in steps of 1
Limit angle:	30 to 90° in steps of 1
Right blinder (Quad only):
Reach:	0.02 to 500 Ω in steps of 0.01
Characteristic angle:	60 to 90° in steps of 1
Left Blinder (Quad only):	
Reach:	0.02 to 500 Ω in steps of 0.01
Characteristic angle:	60 to 90° in steps of 1
Time delay:	0.000 to 65.535 s in steps of 0.001
Timing accuracy:	±3% or 4 ms, whichever is greater
Current supervision:	
Level:	line-to-line current
Pickup: Dropout:	0.050 to 30.000 pu in steps of 0.001 97 to 98%
Memory duration:	5 to 25 cycles in steps of 1
VT location:	all delta-wye and wye-delta transformers
CT location:	
	all delta-wye and wye-delta transformers
voltage supervision pick	up (series compensation applications): 0 to 5.000 pu in steps of 0.001
Operation time:	1 to 1.5 cycles (typical)
Reset time:	1 power cycle (typical)

GROUND DISTANCE Characteristic: Mho (memory polarized or offset) or Quad (memory polarized or non-directional) Reactance polarization: negative-sequence or zero-sequence current Non-homogeneity angle: -40 to 40° in steps of 1 Number of zones: ٦ Directionality: forward, reverse, or non-directional Reach (secondary Ω): 0.02 to 500.00 Ω in steps of 0.01 Reach accuracy: ±5% including the effect of CVT transients up to an SIR of 30 Distance characteristic angle: 30 to 90° in steps of 1 Distance comparator limit angle: 30 to 90° in steps of 1 Directional supervision: Characteristic angle: 30 to 90° in steps of 1 Limit angle: 30 to 90° in steps of 1 Zero-sequence compensation Z0/Z1 magnitude: 0.00 to 10.00 in steps of 0.01 Z0/Z1 angle: -90 to 90° in steps of 1 Zero-sequence mutual compensation Z0M/Z1 magnitude: 0.00 to 7.00 in steps of 0.01 Z0M/Z1 angle: -90 to 90° in steps of 1 Right blinder (Quad only): Reach: 0.02 to 500 Ω in steps of 0.01 60 to 90° in steps of 1 Characteristic angle: Left blinder (Quad only): 0.02 to 500 Ω in steps of 0.01 Reach: Characteristic angle: 60 to 90° in steps of 1 Time delay: 0.000 to 65.535 s in steps of 0.001 Timing accuracy: ±3% or 4 ms, whichever is greater Current supervision: Level: neutral current (3I_0) Pickup: 0.050 to 30.000 pu in steps of 0.001 Dropout: 97 to 98% Memory duration: 5 to 25 cycles in steps of 1 Voltage supervision pickup (series compensation applications): 0 to 5.000 pu in steps of 0.001 Operation time: 1 to 1.5 cycles (typical) Reset time: 1 power cycle (typical) LINE PICKUP Phase IOC: 0.000 to 30.000 pu Undervoltage pickup: 0.000 to 3.000 pu Overvoltage delay: 0.000 to 65.535 s

2 PRODUCT DESCRIPTION

LINE CURRENT DIFFERENTIAL (87L)

FERENTIAL (87L)
2 or 3 terminal line, series compensated line, tapped line, with charging current compensation
0.20 to 4.00 pu in steps of 0.01
ctor): 0.20 to 5.00 in steps of 0.01
1 to 50%
1 to 70%
es: 0.0 to 20.0 pu in steps of 0.1
Direct Transfer Trip (1 and 3 pole) to remote L90
1.0 to 1.5 power cycles duration
elay compensation using GPS: asymmetry up to 10 ms
FERENTIAL TRIP LOGIC
Adds security for trip decision; creates 1 and 3 pole trip logic
Engaged Direct Transfer Trip (1 and 3 pole) from remote L90
Sensitive Disturbance Detector to detect fault occurrence
Security for ring bus and 1½ breaker configurations
Security for sequential and evolving faults
ROUND TOC
Phasor or RMS
0.000 to 30.000 pu in steps of 0.001
97% to 98% of Pickup
$\pm 0.5\%$ of reading or $\pm 1\%$ of rated
(whichever is greater) $\pm 1.5\%$ of reading > $2.0 \times CT$ rating
IEEE Moderately/Very/Extremely
Inverse; IEC (and BS) A/B/C and Short Inverse; GE IAC Inverse, Short/Very/ Extremely Inverse; I ² t; FlexCurves [™] (programmable); Definite Time (0.01 s base curve)
Time Dial = 0.00 to 600.00 in steps of 0.01
Instantaneous/Timed (per IEEE)
Operate at > $1.03 \times$ actual Pickup ±3.5% of operate time or ±½ cycle (whichever is greater)

PHASE/NEUTRAL/GROUND IOC

Pickup lovel:	0.000 to 30.000 pu in stops of 0.001
Pickup level:	0.000 to 30.000 pu in steps of 0.001
Dropout level:	97 to 98% of pickup
Level accuracy: 0.1 to $2.0 \times CT$ rating: > $2.0 \times CT$ rating	±0.5% of reading or ±1% of rated (whichever is greater) ±1.5% of reading
Overreach:	<2%
Pickup delay:	0.00 to 600.00 s in steps of 0.01
Reset delay:	0.00 to 600.00 s in steps of 0.01
Operate time:	<16 ms at 3 × Pickup at 60 Hz (Phase/Ground IOC) <20 ms at 3 × Pickup at 60 Hz (Neutral IOC)
Timing accuracy:	Operate at $1.5 \times$ Pickup ±3% or ±4 ms (whichever is greater)
NEGATIVE SEQUEN	CE TOC
Current:	Phasor
Pickup level:	0.000 to 30.000 pu in steps of 0.001
Dropout level:	97% to 98% of Pickup
Level accuracy:	±0.5% of reading or ±1% of rated (which- ever is greater) from 0.1 to 2.0 x CT rating ±1.5% of reading > 2.0 x CT rating
Curve shapes:	IEEE Moderately/Very/Extremely Inverse; IEC (and BS) A/B/C and Short Inverse; GE IAC Inverse, Short/Very/ Extremely Inverse; I ² t; FlexCurves [™] (programmable); Definite Time (0.01 s base curve)
Curve multiplier (Time di	al): 0.00 to 600.00 in steps of 0.01
Reset type:	Instantaneous/Timed (per IEEE) and Linear
Timing accuracy:	Operate at > $1.03 \times$ Actual Pickup ±3.5% of operate time or ±½ cycle (whichever is greater)
NEGATIVE SEQUEN	CE IOC
Current:	Phasor
Pickup level:	0.000 to 30.000 pu in steps of 0.001
Dropout level:	97 to 98% of Pickup
Level accuracy:	
0.1 to $2.0 \times CT$ rating:	±0.5% of reading or ±1% of rated

0.1 to 2.0 × C1 rating: ±0.5% of reading or ±1% of rated (whichever is greater) > 2.0 × CT rating: ±1.5% of reading

0	0
Overreach:	<2%
Pickup delay:	0.00 to 600.00 s in steps of 0.01
Reset delay:	0.00 to 600.00 s in steps of 0.01
Operate time:	< 20 ms at $3 \times$ Pickup at 60 Hz
Timing accuracy:	Operate at $1.5 \times \text{Pickup}$ ±3% or ± 4 ms (whichever is greater)

PHASE DIRECTIONAL OVERCURRENT 90° (quadrature)

Relay connection:

Quadrature voltage:

ABC phase seq.: phase A (V_{BC}), phase B (V_{CA}), phase C (V_{AB}) ACB phase seq.: phase A (V_{CB}), phase B (V_{AC}), phase C (V_{BA}) Polarizing voltage threshold: 0.000 to 3.000 pu in steps of 0.001

Current sensitivity threshold: 0.05 pu

0 to 359° in steps of 1 Characteristic angle:

Angle accuracy:

Operation time (FlexLogic[™] operands):

Tripping (reverse load, forward fault):< 12 ms, typically Blocking (forward load, reverse fault):< 8 ms, typically

±2°

NEUTRAL DIRECTIONAL OVERCURRENT

Directionality:	Co-existing forward and reverse
Polarizing:	Voltage, Current, Dual
Polarizing voltage:	V_0 or VX
Polarizing current:	IG
Operating current:	I_0
Level sensing:	$3 \times (I_0 - K \times I_1), IG$
Restraint, K:	0.000 to 0.500 in steps of 0.001
Characteristic angle:	–90 to 90° in steps of 1
Limit angle:	40 to 90° in steps of 1, independent for forward and reverse
Angle accuracy:	±2°
Offset impedance:	0.00 to 250.00 Ω in steps of 0.01
Pickup level:	0.002 to 30.000 pu in steps of 0.01
Dropout level:	97 to 98%
Operation time:	< 16 ms at 3 $ imes$ Pickup at 60 Hz

NEGATIVE SEQUENCE DIRECTIONAL OC

Directionality:	Co-existing forward and reverse
Polarizing:	Voltage
Polarizing voltage:	V_2
Operating current:	I_2
Level sensing:	
Zero-sequence:	$ I_0 - K \times I_1 $
Negative-sequence:	$ I_2 - K \times I_1 $
Restraint, K:	0.000 to 0.500 in steps of 0.001
Characteristic angle:	0 to 90° in steps of 1
Limit angle:	40 to 90° in steps of 1, independent for forward and reverse
	Iorward and reverse
Angle accuracy:	±2°
Offset impedance:	0.00 to 250.00 Ω in steps of 0.01
Pickup level:	0.05 to 30.00 pu in steps of 0.01
Dropout level:	97 to 98%
Operation time:	< 16 ms at 3 $ imes$ Pickup at 60 Hz

PHASE UNDERVOLTAGE

Voltage:	Phasor only
Pickup level:	0.000 to 3.000 pu in steps of 0.001
Dropout level:	102 to 103% of pickup
Level accuracy:	±0.5% of reading from 10 to 208 V
Curve shapes:	GE IAV Inverse; Definite Time (0.1s base curve)
Curve multiplier:	Time dial = 0.00 to 600.00 in steps of 0.01
Timing accuracy:	Operate at < $0.90 \times \text{pickup}$ ±3.5% of operate time or ±4 ms (which- ever is greater)

AUXILIARY UNDERVOLTAGE

Pickup level:	0.000 to 3.000 pu in steps of 0.001
Dropout level:	102 to 103% of pickup
Level accuracy:	±0.5% of reading from 10 to 208 V
Curve shapes:	GE IAV Inverse, Definite Time
Curve multiplier:	Time Dial = 0 to 600.00 in steps of 0.01
Timing accuracy:	±3% of operate time or ±4 ms (whichever is greater)

PHASE OVERVOLTAGE

Voltage:	Phasor only
Pickup level:	0.000 to 3.000 pu in steps of 0.001
Dropout level:	97 to 98% of Pickup
Level accuracy:	±0.5% of reading from 10 to 208 V
Pickup delay:	0.00 to 600.00 in steps of 0.01 s
Operate time:	$<$ 30 ms at 1.10 \times Pickup at 60 Hz
Timing accuracy:	±3% or ±4 ms (whichever is greater)

NEUTRAL OVERVOLTAGE

Pickup level:	0.000 to 3.000 pu in steps of 0.001
Fickup level.	0.000 to 3.000 pu in steps of 0.001
Dropout level:	97 to 98% of Pickup
Level accuracy:	±0.5% of reading from 10 to 208 V
Pickup delay:	0.00 to 600.00 s in steps of 0.01 (definite time) or user-defined curve
Reset delay:	0.00 to 600.00 s in steps of 0.01
Timing accuracy:	±3% or ±20 ms (whichever is greater)
Operate time:	$<$ 30 ms at 1.10 \times Pickup at 60 Hz

AUXILIARY OVERVOLTAGE

Pickup level:	0.000 to 3.000 pu in steps of 0.001
Dropout level:	97 to 98% of Pickup
Level accuracy:	$\pm 0.5\%$ of reading from 10 to 208 V
Pickup delay:	0 to 600.00 s in steps of 0.01
Reset delay:	0 to 600.00 s in steps of 0.01
Timing accuracy:	±3% of operate time or ±4 ms (whichever is greater)
Operate time:	$<$ 30 ms at 1.10 \timespickup at 60 Hz

1-pole, 3-pole phase, neutral current

97 to 98% of pickup

0.001 to 30.000 pu in steps of 0.001

±0.75% of reading or ±2% of rated (whichever is greater)

BREAKER FAILURE

Mode:
Current supervision:
Current supv. pickup:
Current supv. dropout:
Current supv. accuracy: $0.1 \text{ to } 2.0 \times \text{CT}$ rating:

above $2 \times CT$ rating: $\pm 2.5\%$ of reading

Principle:

Availability:

accumulates breaker duty (I²t) and measures fault duration programmable per phase from any Flex-Logic[™] operand Compensation for auxiliary relays: 0 to 65.535 s in steps of 0.001 Alarm threshold: 0 to 50000 kA2-cycle in steps of 1 Fault duration accuracy: 0.25 of a power cycle 1 per CT bank with a minimum of 2

BREAKER FLASHOVER

phase current, voltage and voltage differ- ence
0 to 1.500 pu in steps of 0.001
97 to 98% of pickup
0 to 1.500 pu in steps of 0.001
97 to 98% of pickup
±0.5% or ±0.1% of rated, whichever is greater
0 to 65.535 s in steps of 0.001
±3% or ±42 ms, whichever is greater
<42 ms at $1.10 \times \text{pickup}$ at 60 Hz

(L = Live, D = Dead)

SY Max voltage difference: 0 to 400000 V in steps of 1 0 to 100° in steps of 1 Max angle difference: 0.00 to 2.00 Hz in steps of 0.01 Max freq. difference: Hysteresis for max. freq. diff.: 0.00 to 0.10 Hz in steps of 0.01 None, LV1 & DV2, DV1 & LV2, DV1 or Dead source function: DV2, DV1 xor DV2, DV1 & DV2

AUTORECLOSURE

Two breakers applications Single- and three-pole tripping schemes Up to 4 reclose attempts before lockout Selectable reclosing mode and breaker sequence

PILOT-AIDED SCHEMES

Permissive Overreaching Transfer Trip (POTT)

Functions:	Power swing block, Out-of-step trip	
Characteristic:	Mho or Quad	
Measured impedance:	Positive-sequence	
Blocking / tripping mode	s: 2-step or 3-step	
Tripping mode:	Early or Delayed	
Current supervision:		
Pickup level:	0.050 to 30.000 pu in steps of 0.001	
Dropout level:	97 to 98% of Pickup	
Fwd / reverse reach (see	c. Ω): 0.10 to 500.00 Ω in steps of 0.01	
Left and right blinders (sec. Ω): 0.10 to 500.00 Ω in steps of 0.07		
Impedance accuracy:	±5%	
Fwd / reverse angle impedances: 40 to 90° in steps of 1		
Angle accuracy:	±2°	
Characteristic limit angles: 40 to 140° in steps of 1		
Timers:	0.000 to 65.535 s in steps of 0.001	
Timing accuracy:	±3% or 4 ms, whichever is greater	

Responds to:	Positive-sequence quantities
Minimum voltage:	0.000 to 3.000 pu in steps of 0.001
Reach (sec. Ω):	0.02 to 250.00 Ω in steps of 0.01
Impedance accuracy:	±5%
Angle:	5 to 50° in steps of 1
Angle accuracy:	±2°
Pickup delay:	0 to 65.535 s in steps of 0.001
Reset delay:	0 to 65.535 s in steps of 0.001
Time accuracy:	±3% or ±4 ms, whichever is greater
Operate time:	< 30 ms at 60 Hz

OPEN POLE DETECTOR

Detects an open pole condition, monitoring breaker auxiliary contacts, the current in each phase and optional voltages on the line Current pickup level: 0.000 to 30.000 pu in steps of 0.001 Current dropout level: Pickup + 3%, not less than 0.05 pu

2.4.2 USER-PROGRAMMABLE ELEMENTS

40 (0 through 1 of pickup)

80 (1 through 20 of pickup)

0 to 65535 ms in steps of 1

FLEXLOGIC™

Programming language:	Reverse Polish Notation with graphical visualization (keypad programmable)
Lines of code:	512
Internal variables:	64
Supported operations:	NOT, XOR, OR (2 to 16 inputs), AND (2 to 16 inputs), NOR (2 to 16 inputs), NAND (2 to 16 inputs), Latch (Reset dominant), Edge Detectors, Timers
Inputs:	any logical variable, contact, or virtual input
Number of timers:	32
Pickup delay:	0 to 60000 (ms, sec., min.) in steps of 1
Dropout delay:	0 to 60000 (ms, sec., min.) in steps of 1

FLEXCURVES™ Number:

4 (A through D)

Reset points: Operate points: Time delay:

FLEX STATES

Number:

Programmability:

up to 256 logical variables grouped under 16 Modbus addresses any logical variable, contact, or virtual input

POWER SWING DETECT

measureu impeuance.	rusilive-sequence
Blocking / tripping mode	s: 2-step or 3-step
Tripping mode:	Early or Delayed
Current supervision:	
Pickup level: Dropout level:	0.050 to 30.000 pu in steps of 0.001 97 to 98% of Pickup
Fwd / reverse reach (sec	c. Ω): 0.10 to 500.00 Ω in steps of 0.0
Left and right blinders (s	ec. Ω): 0.10 to 500.00 Ω in steps of 0.
Impedance accuracy:	±5%
Fwd / reverse angle imp	edances: 40 to 90° in steps of 1
Angle accuracy:	±2°
Characteristic limit angle	es: 40 to 140° in steps of 1
Timers:	0.000 to 65.535 s in steps of 0.001
Timing accuracy:	±3% or 4 ms, whichever is greater
LOAD ENCROACHM	IENT
Responds to:	Positive-sequence quantities
Minimum voltage:	0.000 to 3.000 pu in steps of 0.001

2 PRODUCT DESCRIPTION

2.4 SPECIFICATIONS

FLEXELEMENTS™

Number of elements:	8
Operating signal:	any analog actual value, or two values in differential mode
Operating signal mode:	Signed or Absolute Value
Operating mode:	Level, Delta
Comparator direction:	Over, Under
Pickup Level:	-30.000 to 30.000 pu in steps of 0.001
Hysteresis:	0.1 to 50.0% in steps of 0.1
Delta dt:	20 ms to 60 days
Pickup & dropout delay:	0.000 to 65.535 s in steps of 0.001

NON-VOLATILE LATCHES

Туре:	Set-dominant or Reset-dominant
Number:	16 (individually programmed)
Output:	Stored in non-volatile memory
Execution sequence:	As input prior to protection, control, and $FlexLogic^{TM}$

USER-PROGRAMMABLE LEDs

Number:	48 plus Trip and Alarm
Programmability:	from any logical variable, contact, or vir- tual input
Reset mode:	Self-reset or Latched
LED TEST	

Initiation:

Initiation:	from any digital input or user-program- mable condition
Number of tests:	3, interruptible at any time
Duration of full test:	approximately 3 minutes
Test sequence 1:	all LEDs on
Test sequence 2:	all LEDs off, one LED at a time on for 1 s
Test sequence 3:	all LEDs on, one LED at a time off for 1 s

USER-DEFINABLE DISPLAYS

Number of displays:	16
Lines of display:	2×20 alphanumeric characters
Parameters:	up to 5, any Modbus register addresses
Invoking and scrolling:	keypad, or any user-programmable con- dition, including pushbuttons

CONTROL PUSHBUTTONS

Number of pushbuttons: 7 Operation: drive FlexLogic[™] operands

USER-PROGRAMMABLE PUSHBUTTONS (OPTIONAL)

Number of pushbuttons:	12
Mode:	Self-Reset, Latched
Display message:	2 lines of 20 characters each

SELECTOR SWITCH

Number of elements:	2
Upper position limit:	1 to 7 in steps of 1
Selecting mode:	Time-out or Acknowledge
Time-out timer:	3.0 to 60.0 s in steps of 0.1
Control inputs:	step-up and 3-bit
Power-up mode:	restore from non-volatile memory or syn- chronize to a 3-bit control input or Synch/ Restore mode

2.4.3 MONITORING

OSCILLOGRAPHY

Maximum records:	64
Sampling rate:	64 samples per power cycle
Triggers:	Any element pickup, dropout or operate Digital input change of state Digital output change of state FlexLogic [™] equation
Data:	AC input channels Element state Digital input state Digital output state
Data storage:	In non-volatile memory
EVENT RECORDER	
Capacity:	1024 events
Time-tag:	to 1 microsecond
Triggers:	Any element pickup, dropout or operate Digital input change of state Digital output change of state Self-test events
Triggers: Data storage:	Any element pickup, dropout or operate Digital input change of state Digital output change of state

DATA LOGGER

Number of channels:	1 to 16
Parameters:	Any available analog actual value
Sampling rate:	15 to 3600000 ms in steps of 1
Trigger:	any FlexLogic™ operand
Mode:	continuous or triggered
Storage capacity:	(NN is dependent on memory)
1-second rate:	01 channel for NN days
\downarrow	16 channels for NN days ↓
60-minute rate:	01 channel for NN days
	16 channels for NN days
FAULT LOCATOR	
Method:	Single-ended
Maximum accuracy if:	Fault resistance is zero or fault currents from all line terminals are in phase
Relay accuracy:	±1.5% (V > 10 V, I > 0.1 pu)
Worst-case accuracy:	
VT _{%error} +	(user data)
CT _{%error} +	(user data)
Z. · · · · · · +	(user data)

Z_{Line%error} + (user data) METHOD_{%error} + (Chapter 6) RELAY ACCURACY_{%error} + (1.5%)

2.4.4 METERING

RMS CURRENT: PHASE, NEUTRAL, AND GROUND VAR-HOURS (POSITIVE AND NEGATIVE) Accuracy at Accuracy: ±2.0% of reading ±0.25% of reading or ±0.1% of rated 0.1 to $2.0 \times CT$ rating: ± 0 to 2×10^9 Mvarh Range: (whichever is greater) 3-phase only Parameters: $> 2.0 \times CT$ rating: ±1.0% of reading Update rate: 50 ms **RMS VOLTAGE** FREQUENCY Accuracy: ±0.5% of reading from 10 to 208 V Accuracy at **REAL POWER (WATTS)** ±0.01 Hz (when voltage signal is used V = 0.8 to 1.2 pu: ±1.0% of reading at for frequency measurement) Accuracy: $-0.8 < PF \le -1.0$ and $0.8 < PF \le 1.0$ I = 0.1 to 0.25 pu: ±0.05 Hz l > 0.25 pu: ±0.02 Hz (when current signal is used for **REACTIVE POWER (VARS)** frequency measurement) $\pm 1.0\%$ of reading at $-0.2 \le PF \le 0.2$ Accuracy:

APPARENT POWER (VA) ±1.0% of reading Accuracy:

WATT-HOURS (POSITIVE AND NEGATIVE)

Accuracy: Range: Parameters: Update rate: ±2.0% of reading ± 0 to 2×10^9 MWh 3-phase only 50 ms

Accuracy:

DEMAND

Measurements:

Phases A, B, and C present and maxi-

mum measured currents 3-Phase Power (P, Q, and S) present and maximum measured currents ±2.0%

2.4.5 INPUTS

AC CURRENT

CT rated primary: 1 to 50000 A CT rated secondary: 1 A or 5 A by connection 20 to 65 Hz Nominal frequency: Relay burden: < 0.2 VA at rated secondary Conversion range: Standard CT: 0.02 to 46 × CT rating RMS symmetrical Sensitive Ground module: 0.002 to 4.6 × CT rating RMS symmetrical Current withstand: 20 ms at 250 times rated 1 sec. at 100 times rated continuous at 3 times rated AC VOLTAGE

Relay burden:

Conversion range:

Voltage withstand:

VT rated secondary: VT ratio: Nominal frequency:

50.0 to 240.0 V 1.00 to 24000.00 20 to 65 Hz For the L90, the nominal system frequency should be chosen as 50 Hz or 60 Hz only. < 0.25 VA at 120 V 1 to 275 V continuous at 260 V to neutral 1 min./hr at 420 V to neutral

CONTACT INPUTS

Dry contacts: 1000 Ω maximum Wet contacts: 300 V DC maximum Selectable thresholds: 17 V, 33 V, 84 V, 166 V Tolerance: +10% Contacts per common return: 4 Recognition time: < 1 ms Debounce time: 0.0 to 16.0 ms in steps of 0.5 Continuous current draw: 3 mA (when energized)

CONTACT INPUTS WITH AUTO-BURNISHING

Dry contacts: 1000 Ω maximum Wet contacts: 300 V DC maximum Selectable thresholds: 17 V, 33 V, 84 V, 166 V Tolerance: ±10% Contacts per common return: 2 Recognition time: < 1 ms Debounce time: 0.0 to 16.0 ms in steps of 0.5 Continuous current draw: 3 mA (when energized) Auto-burnish impulse current: 50 to 70 mA Duration of auto-burnish impulse: 25 to 50 ms

Passive

±2°C

36 V pk-pk

DCMA INPUTS

Input impedance: Conversion range: Accuracy: Type:

Current input (mA DC): 0 to -1, 0 to +1, -1 to +1, 0 to 5, 0 to 10, 0 to 20, 4 to 20 (programmable) 379 Ω ±10% -1 to + 20 mA DC ±0.2% of full scale

RTD INPUTS

Types (3-wire):

Sensing current: Range: Accuracy: Isolation:

100 Ω Platinum, 100 & 120 Ω Nickel, 10 Ω Copper 5 mA -50 to +250°C

2 PRODUCT DESCRIPTION

2.4 SPECIFICATIONS

IRIG-B INPUT

Amplitude modulation:	1 to 10 V pk-pk
DC shift:	TTL
Input impedance:	22 kΩ
Isolation:	2 kV

REMOTE INPUTS (MMS GOOSE)

Number of input points: 32, configured from 64 incoming bit pairs Number of remote devices:16 Default states on loss of comms.: On, Off, Latest/Off, Latest/On

2.4.6 POWER SUPPLY

2

LOW RANGE

Nominal DC voltage: Min/max DC voltage: Voltage loss hold-up: NOTE: Low range is DC only.

24 to 48 V 20 / 60 V 20 ms duration at nominal

HIGH RANGE

Nominal DC voltage: Min/max DC voltage: Nominal AC voltage: Min/max AC voltage: Voltage loss hold-up: 125 to 250 V 88 / 300 V 100 to 240 V at 50/60 Hz 88 / 265 V at 25 to 100 Hz 200 ms duration at nominal

ALL RANGES Volt withstand:

Power consumption:

2 × Highest Nominal Voltage for 10 ms typical = 15 to 20 W/VA maximum = 50 W/VA contact factory for exact order code consumption

INTERNAL FUSE

RATINGS

AC:

DC:

Low range power supply: 8 A / 250 V High range power supply: 4 A / 250 V

INTERRUPTING CAPACITY

100 000 A RMS symmetrical 10 000 A

2.4.7 OUTPUTS

FORM-A RELAY

Make and carry for 0.2 s: 30 A as per ANSI C37.90 Carry continuous: 6 A Break (DC inductive, L/R = 40 ms):

VOLTAGE CURRENT

	VOLIAGE	CORRENT
	24 V	1 A
	48 V	0.5 A
	125 V	0.3 A
	250 V	0.2 A
Operate time:		< 4 ms

Contact material:

LATCHING RELAY

Make and carry for 0.2 s: 30 A as per ANSI C37.90			
Carry continuous:	6 A		
Break at L/R of 40 ms:	0.25 A DC max.		
Operate time:	< 4 ms		
Contact material:	silver alloy		
Control:	separate operate and reset inputs		
Control mode:	operate-dominant or reset-dominant		

silver alloy

FORM-A VOLTAGE MONITOR

Applicable voltage: Trickle current:

approx. 1 to 2.5 mA

approx. 15 to 250 V DC

FORM-A CURRENT MONITOR approx. 80 to 100 mA

Threshold current:

SOLID-STATE OUTPUT RELAY

Operate and release t	time: <100 μs	
Maximum voltage:	265 V DC	
Maximum continuous current: 5 A at 45°C; 4 A at 65°C		
Make and carry:		
for 0.2 s:	30 A as per ANSI C37.90	

FORM-C AND CRITICAL FAILURE RELAY

Make and carry for 0.2 s: 30 A as per ANSI C37.90 Carry continuous: 8 A

Break (DC inductive, L/R = 40 ms):

	VOLTAGE	CURRENT
	24 V	1 A
	48 V	0.5 A
	125 V	0.3 A
	250 V	0.2 A
Operate time:		< 8 ms

Contact material: silver alloy

FAST FORM-C RELAY

Make and carry: 0.1 A max. (resistive load) Minimum load impedance:

INPUT VOLTAGE	IMPEDANCE		IMPEDANCE	
VOLTAGE	2 W RESISTOR	1 W RESISTOR		
250 V DC	20 KΩ	50 KΩ		
120 V DC	5 KΩ	2 ΚΩ		
48 V DC	2 KΩ	2 KΩ		
24 V DC	2 ΚΩ	2 KΩ		

Note: values for 24 V and 48 V are the same due to a required 95% voltage drop across the load impedance.

Operate time: < 0.6 ms

Internal Limiting Resistor: 100 Ω, 2 W

for 0.03 s	300 A

Breaking capacity:

UL508	Utility application (autoreclose scheme)	Industrial application
-------	---	------------------------

2.4 SPECIFICATIONS

Operations/ interval	5000 ops / 1 s-On, 9 s-Off	5 ops / 0.2 s-On, 0.2 s-Off	10000 ops / 0.2 s-On,
	1000 ops / 0.5 s-On, 0.5 s-Off	within 1 minute	30 s-Off
Break capability	3.2 A L/R = 10 ms		
(0 to 250 V DC)	1.6 A L/R = 20 ms	10 A L/R = 40 ms	10 A L/R = 40 ms
	0.8 A L/R = 40 ms		

IRIG-B OUTPUT

Amplitude:	
Maximum load:	
Time delay:	
Isolation:	

1 ms for AM input 40 μs for DC-shift input 2 kV

100 ohms

CONTROL POWER EXTERNAL OUTPUT (FOR DRY CONTACT INPUT)

Capacity: Isolation:

100 mA DC at 48 V DC ±300 Vpk

10 V peak-peak RS485 level

REMOTE OUTPUTS (IEC 61850 GSSE/GOOSE)

Standard output points:	32
User output points:	32
DCMA OUTPUTS	
Range:	-1 to 1 mA, 0 to 1 mA, 4 to 20 mA
Max. load resistance:	12 k Ω for –1 to 1 mA range 12 k Ω for 0 to 1 mA range 600 Ω for 4 to 20 mA range
Accuracy:	$\pm 0.75\%$ of full-scale for 0 to 1 mA range $\pm 0.5\%$ of full-scale for -1 to 1 mA range $\pm 0.75\%$ of full-scale for 0 to 20 mA range
99% Settling time to a st	ep change: 100 ms
Isolation:	1.5 kV
Driving signal:	any FlexAnalog quantity
Upper and lower limit for	the driving signal: –90 to 90 pu in steps of 0.001

2.4.8 COMMUNICATIONS

RS232

Front port: 19.2 kbps, Modbus[®] RTU

2 kV

RS485

2-20

1 or 2 rear ports:

Typical distance: Isolation:

Up to 115 kbps, Modbus[®] RTU, isolated together at 36 Vpk 1200 m

ETHERNET (FIBER)

PARAMETER		FIBER TYPE	
	10MB MULTI- MODE	100MB MULTI- MODE	100MB SINGLE- MODE
Wavelength	820 nm	1310 nm	1310 nm
Connector	ST	ST	SC
Transmit power	–20 dBm	–20 dBm	–15 dBm
Receiver sensitivity	-30 dBm	-30 dBm	–30 dBm
Power budget	10 dB	10 dB	15 dB
Maximum input power	–7.6 dBm	–14 dBm	−7 dBm
Typical distance	1.65 km	2 km	15 km
Duplex	full/half	full/half	full/half
Redundancy	yes	yes	yes

ETHERNET (COPPER)

Modes:10 MB, 10/100 MB (auto-detect)Connector:RJ45SNTP clock synchronization error: <10 ms (typical)</td>

2.4.9 INTER-RELAY COMMUNICATIONS

SHIELDED TWISTED-PAIR INTERFACE OPTIONS

INTERFACE TYPE	TYPICAL DISTANCE
RS422	1200 m
G.703	100 m

RS422 distance is based on transmitter power and does not take into consideration the clock source provided by the user.

LINK POWER BUDGET

EMITTER, FIBER TYPE	TRANSMIT POWER	RECEIVED SENSITIVITY	POWER BUDGET
820 nm LED, Multimode	–20 dBm	–30 dBm	10 dB
1300 nm LED, Multimode	–21 dBm	–30 dBm	9 dB
1300 nm ELED, Singlemode	–21 dBm	–30 dBm	9 dB
1300 nm Laser, Singlemode	−1 dBm	–30 dBm	29 dB
1550 nm Laser, Singlemode	+5 dBm	–30 dBm	35 dB

These Power Budgets are calculated from the manufacturer's worst-case transmitter power and worst case receiver sensitivity.

MAXIMUM OPTICAL INPUT POWER

EMITTER, FIBER TYPE	MAX. OPTICAL INPUT POWER
820 nm LED, Multimode	–7.6 dBm
1300 nm LED, Multimode	–11 dBm
1300 nm ELED, Singlemode	–14 dBm
1300 nm Laser, Singlemode	–14 dBm
1550 nm Laser, Singlemode	–14 dBm

AMBIENT TEMPERATURES

Operating: Storage: −40 to 60°C−40 to 80°C



The LCD contrast may be impaired at temperatures less than -20°C.

TYPICAL LINK DISTANCE

EMITTER TYPE	FIBER TYPE	CONNECTOR TYPE	TYPICAL DISTANCE
820 nm LED	Multimode	ST	1.65 km
1300 nm LED	Multimode	ST	3.8 km
1300 nm ELED	Singlemode	ST	11.4 km
1300 nm Laser	Singlemode	ST	64 km
1550 nm Laser	Singlemode	ST	105 km

NOTE Typical distances listed are based on the following assumptions for system loss. As actual losses will vary from one installation to another, the distance covered by your system may vary.

CONNECTOR LOSSES (TOTAL OF BOTH ENDS) ST connector 2 dB

FIBER LOSSES

820 nm multimode	3 dB/km
1300 nm multimode	1 dB/km
1300 nm singlemode	0.35 dB/km
1550 nm singlemode	0.25 dB/km
Splice losses:	One splice every 2 km, at 0.05 dB loss per splice.

SYSTEM MARGIN

3 dB additional loss added to calculations to compensate for all other losses.

Compensated difference in transmitting and receiving (channel asymmetry) channel delays using GPS satellite clock: 10 ms

2.4.10 ENVIRONMENTAL

OTHER

Humidity (non-condensing): IEC 60068-2-30, 95%, Variant 1, 6 days

Altitude: Up to 2000 m Installation Category: II

GE Multilin

2.4.11 TYPE TESTS

Electrical fast transient:	ANSI/IEEE C37.90.1 IEC 61000-4-4 IEC 60255-22-4	Voltage dips/interruptic	ons/variations: IEC 61000-4-11 IEC 60255-11
Oscillatory transient:	ANSI/IEEE C37.90.1 IEC 61000-4-12	Power frequency mag	
Insulation resistance:	IEC 60255-5	Pulse magnetic field ir	nmunity: IEC 61000-4-9
Dielectric strength:	IEC 60255-6	Vibration test (sinusoid	dal): IEC 60255-21-1
	ANSI/IEEE C37.90	Shock and bump:	IEC 60255-21-2
Electrostatic discharge:	EN 61000-4-2	Seismic:	IEC 60255-21-3
Surge immunity:	EN 61000-4-5		IEEE C37.98
RFI susceptibility:	ANSI/IEEE C37.90.2	Cold:	IEC 60028-2-1, 16 h at –40°C
	IEC 61000-4-3	Dry heat:	IEC 60028-2-2, 16 h at 85°C
Conducted RFI:	IEC 60255-22-3 Ontario Hydro C-5047-77 IEC 61000-4-6		port available upon request.
		NOTE	

THERMAL

Products go through an environmental test based upon an Accepted Quality Level (AQL) sampling process.

APPROVALS

UL Listed for the USA and Canada

CE: LVD 73/23/EEC: EMC 81/336/EEC:

IEC 1010-1 EN 50081-2, EN 50082-2

2.4.14 MAINTENANCE

2.4.13 APPROVALS

2.4.12 PRODUCTION TESTS

MOUNTING

Attach mounting brackets using 20 inch-pounds (± 2 inch-pounds) of torque.

CLEANING

Normally, cleaning is not required; but for situations where dust has accumulated on the faceplate display, a dry cloth can be used.

Units that are stored in a de-energized state should be powered up once per year, for one hour continuously, to avoid deterioration of electrolytic capacitors.

3.1 DESCRIPTION

3.1.1 PANEL CUTOUT

The relay is available as a 19-inch rack horizontal mount unit or as a reduced size (¾) vertical mount unit, with a removable faceplate. The modular design allows the relay to be easily upgraded or repaired by a qualified service person. The faceplate is hinged to allow easy access to the removable modules, and is itself removable to allow mounting on doors with limited rear depth. There is also a removable dust cover that fits over the faceplate, which must be removed when attempting to access the keypad or RS232 communications port.

The vertical and horizontal case dimensions are shown below, along with panel cutout details for panel mounting. When planning the location of your panel cutout, ensure that provision is made for the faceplate to swing open without interference to or from adjacent equipment.

The relay must be mounted such that the faceplate sits semi-flush with the panel or switchgear door, allowing the operator access to the keypad and the RS232 communications port. The relay is secured to the panel with the use of four screws supplied with the relay.






Figure 3–1: L90 VERTICAL MOUNTING AND DIMENSIONS



T STEP





REMOTE MOUNTING




Figure 3-4: L90 HORIZONTAL MOUNTING AND DIMENSIONS

3.1.2 MODULE WITHDRAWAL AND INSERTION



Module withdrawal and insertion may only be performed when control power has been removed from the unit. Inserting an incorrect module type into a slot may result in personal injury, damage to the unit or connected equipment, or undesired operation!



Proper electrostatic discharge protection (i.e. a static strap) must be used when coming in contact with modules while the relay is energized!

The relay, being modular in design, allows for the withdrawal and insertion of modules. Modules must only be replaced with like modules in their original factory configured slots. The faceplate can be opened to the left, once the sliding latch on the right side has been pushed up, as shown below. This allows for easy accessibility of the modules for withdrawal.



Figure 3–5: UR MODULE WITHDRAWAL/INSERTION

- MODULE WITHDRAWAL: The ejector/inserter clips, located at the top and bottom of each module, must be pulled simultaneously to release the module for removal. Before performing this action, control power must be removed from the relay. Record the original location of the module to ensure that the same or replacement module is inserted into the correct slot. Modules with current input provide automatic shorting of external CT circuits.
- MODULE INSERTION: Ensure that the correct module type is inserted into the correct slot position. The ejector/ inserter clips located at the top and at the bottom of each module must be in the disengaged position as the module is smoothly inserted into the slot. Once the clips have cleared the raised edge of the chassis, engage the clips simultaneously. When the clips have locked into position, the module will be fully inserted.



All CPU modules except the 9E are equipped with 10Base-T or 10Base-F Ethernet connectors. These connectors must be individually disconnected from the module before it can be removed from the chassis.




The version 4.0 release of the L90 relay includes new hardware (CPU and CT/VT modules). The new CPU modules are specified with the following order codes: 9E, 9G, 9H, 9J, 9K, 9L, 9M, 9N, 9P, 9R. The new CT/VT modules are specified with the following order codes: 8F, 8H.

The new CT/VT modules (8F, 8H) can only be used with new CPUs (9E, 9G, 9H, 9J, 9K, 9L, 9M, 9N, 9P, 9R); similarly, old CT/VT modules (8A, 8C) can only be used with old CPUs (9A, 9C, 9D). To prevent hardware mismatches, the new modules have blue labels and a warning sticker stating "**Attn.: Ensure CPU and DSP module label colors are the same!**". In the event that there is a mismatch between the CPU and CT/VT module, the relay will not function and a **DSP ERROR** or **HARDWARE MISMATCH** error will be displayed.


All other input/output modules are compatible with the new hardware. Firmware versions 4.0x and higher are only compatible with the new CPU and CT/VT modules. Previous versions of the firmware (3.4x and earlier) are only compatible with the older CPU and CT/VT modules.

3.1.3 REAR TERMINAL LAYOUT



831781A1.CDR

Figure 3–6: REAR TERMINAL VIEW



The relay follows a convention with respect to terminal number assignments which are three characters long assigned in order by module slot position, row number, and column letter. Two-slot wide modules take their slot designation from the first slot position (nearest to CPU module) which is indicated by an arrow marker on the terminal block. See the following figure for an example of rear terminal assignments.




Figure 3–7: EXAMPLE OF MODULES IN F AND H SLOTS

3.2.1 TYPICAL WIRING




Figure 3–8: TYPICAL WIRING DIAGRAM

The dielectric strength of the UR-series module	hardware is shown in the following table:

Table 3–1: DIELECTRIC STRENGTH OF UR-SERIES MODULE HARDWARE

MODULE	MODULE FUNCTION	TERM	NALS	DIELECTRIC STRENGTH
TYPE		FROM	ТО	(AC)
1	Power Supply	High (+); Low (+); (–)	Chassis	2000 V AC for 1 minute
1	Power Supply	48 V DC (+) and (-)	Chassis	2000 V AC for 1 minute
1	Power Supply	Relay Terminals	Chassis	2000 V AC for 1 minute
2	Reserved	N/A	N/A	N/A
3	Reserved	N/A	N/A	N/A
4	Reserved	N/A	N/A	N/A
5	Analog Inputs/Outputs	All except 8b	Chassis	< 50 V DC
6	Digital Inputs/Outputs	All	Chassis	2000 V AC for 1 minute
7	G.703	All except 2b, 3a, 7b, 8a	Chassis	2000 V AC for 1 minute
'	RS422	All except 6a, 7b, 8a	Chassis	< 50 V DC
8	CT/VT	All	Chassis	2000 V AC for 1 minute
9	CPU	All	Chassis	2000 V AC for 1 minute

Filter networks and transient protection clamps are used in the hardware to prevent damage caused by high peak voltage transients, radio frequency interference (RFI), and electromagnetic interference (EMI). These protective components **can be damaged** by application of the ANSI/IEEE C37.90 specified test voltage for a period longer than the specified one minute.

3.2.3 CONTROL POWER



CONTROL POWER SUPPLIED TO THE RELAY MUST BE CONNECTED TO THE MATCHING POWER SUPPLY RANGE OF THE RELAY. IF THE VOLTAGE IS APPLIED TO THE WRONG TERMINALS, DAMAGE MAY OCCUR!



The L90 relay, like almost all electronic relays, contains electrolytic capacitors. These capacitors are well known to be subject to deterioration over time if voltage is not applied periodically. Deterioration can be avoided by powering the relays up once a year.

The power supply module can be ordered for two possible voltage ranges, with or without a redundant power option. Each range has a dedicated input connection for proper operation. The ranges are as shown below (see the *Technical Specifica-tions* section of Chapter 2 for additional details):

LO range: 24 to 48 V (DC only) nominal

HI range: 125 to 250 V nominal


The power supply module provides power to the relay and supplies power for dry contact input connections.

The power supply module provides 48 V DC power for dry contact input connections and a critical failure relay (see the *Typical Wiring Diagram* earlier). The critical failure relay is a Form-C that will be energized once control power is applied and the relay has successfully booted up with no critical self-test failures. If on-going self-test diagnostic checks detect a critical failure (see the *Self-Test Errors* table in Chapter 7) or control power is lost, the relay will de-energize.

For high reliability systems, the L90 has a redundant option in which two L90 power supplies are placed in parallel on the bus. If one of the power supplies become faulted, the second power supply will assume the full load of the relay without any interruptions. Each power supply has a green LED on the front of the module to indicate it is functional. The critical fail relay of the module will also indicate a faulted power supply.

An LED on the front of the module shows the status of the power supply:

LED INDICATION	POWER SUPPLY
ON	ОК
ON / OFF CYCLING	Failure
OFF	Failure



ure 3–9: CONTROL POWER CONNECTION

3.2.4 CT/VT MODULES

A CT/VT module may have voltage inputs on Channels 1 through 4 inclusive, or Channels 5 through 8 inclusive. Channels 1 and 5 are intended for connection to Phase A, and are labeled as such in the relay. Channels 2 and 6 are intended for connection to Phase B, and are labeled as such in the relay. Channels 3 and 7 are intended for connection to Phase C and are labeled as such in the relay. Channels 4 and 8 are intended for connection to a single phase source. If voltage, this channel is labelled the auxiliary voltage (VX). If current, this channel is intended for connection to a CT between a system neutral and ground, and is labelled the ground current (IG).

a) CT INPUTS

.

VERIFY THAT THE CONNECTION MADE TO THE RELAY NOMINAL CURRENT OF 1 A OR 5 A MATCHES THE SECONDARY RATING OF THE CONNECTED CTs. UNMATCHED CTs MAY RESULT IN EQUIPMENT DAMAGE OR INADEQUATE PROTECTION.

The CT/VT module may be ordered with a standard ground current input that is the same as the phase current inputs (Type 8F) or with a sensitive ground input (Type 8G) which is 10 times more sensitive (see the Technical Specifications section for additional details). Each AC current input has an isolating transformer and an automatic shorting mechanism that shorts the input when the module is withdrawn from the chassis. There are no internal ground connections on the current inputs. Current transformers with 1 to 50000 A primaries and 1 A or 5 A secondaries may be used.

CT connections for both ABC and ACB phase rotations are identical as shown in the Typical Wiring Diagram.

The exact placement of a zero-sequence CT so that ground fault current will be detected is shown below. Twisted pair cabling on the zero-sequence CT is recommended.




Figure 3–10: ZERO-SEQUENCE CORE BALANCE CT INSTALLATION

b) VT INPUTS

The phase voltage channels are used for most metering and protection purposes. The auxiliary voltage channel is used as input for the Synchrocheck and Volts/Hertz features.




Figure 3–11: CT/VT MODULE WIRING



Wherever a tilde "~" symbol appears, substitute with the Slot Position of the module.

Every digital input/output module has 24 terminal connections. They are arranged as three terminals per row, with eight rows in total. A given row of three terminals may be used for the outputs of one relay. For example, for Form-C relay outputs, the terminals connect to the normally open (NO), normally closed (NC), and common contacts of the relay. For a Form-A output, there are options of using current or voltage detection for feature supervision, depending on the module ordered. The terminal configuration for contact inputs is different for the two applications.

The digital inputs are grouped with a common return. The L90 has two versions of grouping: four inputs per common return and two inputs per common return. When a digital input/output module is ordered, four inputs per common is used. The four inputs per common allows for high-density inputs in combination with outputs, with a compromise of four inputs sharing one common. If the inputs must be isolated per row, then two inputs per common return should be selected (4D module).

The tables and diagrams on the following pages illustrate the module types (6A, etc.) and contact arrangements that may be ordered for the relay. Since an entire row is used for a single contact output, the name is assigned using the module slot position and row number. However, since there are two contact inputs per row, these names are assigned by module slot position, row number, and column position.

UR-SERIES FORM-A / SOLID STATE (SSR) OUTPUT CONTACTS:

Some Form-A/SSR outputs include circuits to monitor the DC voltage across the output contact when it is open, and the DC current through the output contact when it is closed. Each of the monitors contains a level detector whose output is set to logic "On = 1" when the current in the circuit is above the threshold setting. The voltage monitor is set to "On = 1" when the current is above about 1 to 2.5 mA, and the current monitor is set to "On = 1" when the current exceeds about 80 to 100 mA. The voltage monitor is intended to check the health of the overall trip circuit, and the current monitor can be used to seal-in the output contact until an external contact has interrupted current flow. The block diagrams of the circuits are below above for the Form-A outputs with:

c) with no monitoring If $Idc \ge 80mA$. Cont $Op \times Ion$ otherwise Cont Op x loff -) ~#a ~#a If Idc \gtrsim 1mA, Cont Op x Von otherwise Cont Op x Voff If Idc \geq 1mA, Cont Op x Von ~#b ~#h (-Load otherwise Cont Op x Voff V load V ~#c ~#c (+) (+) a) Voltage with optional Voltage monitoring only Both voltage and current monitoring current monitoring If Idc \geq 80mA, Cont Op x Ion ~#a ~#a otherwise Cont Op x loff -) V V If Idc \geq 1mA, Cont Op x Von otherwise Cont Op x Voff If Idc \gtrsim 80mA. Cont Op x Ion ~#b (-~#b Load otherwise Cont Op x loff Τ Load ~#c ~#c (+) (+)b) Current with optional voltage monitoring Current monitoring only Both voltage and current monitoring (external jumper a-b is required) 827821A5.CDR ~#a ~#t (-)Load ~#c (+)c) No monitoring

The operation of voltage and current monitors is reflected with the corresponding FlexLogic[™] operands (Cont Op # Von, Cont Op # Voff, Cont Op # Ion, and Cont Op # Ioff) which can be used in protection, control and alarm logic. The typical application of the voltage monitor is breaker trip circuit integrity monitoring; a typical application of the current monitor is seal-in of the control command. Refer to the *Digital Elements* section of Chapter 5 for an example of how Form-A/SSR contacts can be applied for breaker trip circuit integrity monitoring.



Relay contacts must be considered unsafe to touch when the unit is energized! If the relay contacts need to be used for low voltage accessible applications, it is the customer's responsibility to ensure proper insulation levels!

USE OF FORM-A/SSR OUTPUTS IN HIGH IMPEDANCE CIRCUITS



For Form-A/SSR output contacts internally equipped with a voltage measuring circuit across the contact, the circuit has an impedance that can cause a problem when used in conjunction with external high input impedance monitoring equipment such as modern relay test set trigger circuits. These monitoring circuits may continue to read the Form-A contact as being closed after it has closed and subsequently opened, when measured as an impedance.

The solution to this problem is to use the voltage measuring trigger input of the relay test set, and connect the Form-A contact through a voltage-dropping resistor to a DC voltage source. If the 48 V DC output of the power supply is used as a source, a 500 Ω , 10 W resistor is appropriate. In this configuration, the voltage across either the Form-A contact or the resistor can be used to monitor the state of the output.



Wherever a tilde "~" symbol appears, substitute with the slot position of the module; wherever a number sign "#" appears, substitute the contact number



When current monitoring is used to seal-in the Form-A/SSR contact outputs, the FlexLogic[™] operand driving the contact output should be given a reset delay of 10 ms to prevent damage of the output contact (in situations when the element initiating the contact output is bouncing, at values in the region of the pickup value).

~6A MODULE		
TERMINAL ASSIGNMENT	OUTPUT OR INPUT	
~1	Form-A	
~2	Form-A	
~3	Form-C	
~4	Form-C	
~5a, ~5c	2 Inputs	
~6a, ~6c	2 Inputs	
~7a, ~7c	2 Inputs	
~8a, ~8c	2 Inputs	

Table 3–2: DIGITAL INPUT/OUTPUT MODULE ASSIGNMENTS

~6B MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-C
~4	Form-C
~5	Form-C
~6	Form-C
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6C MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1	Form-C
~2	Form-C
~3	Form-C
~4	Form-C
~5	Form-C
~6	Form-C
~7	Form-C
~8	Form-C

~6D MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1a, ~1c	2 Inputs
~2a, ~2c	2 Inputs
~3a, ~3c	2 Inputs
~4a, ~4c	2 Inputs
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6E MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-C
~2	Form-C
~3	Form-C
~4	Form-C
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6F MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1	Fast Form-C
~2	Fast Form-C
~3	Fast Form-C
~4	Fast Form-C
~5	Fast Form-C
~6	Fast Form-C
~7	Fast Form-C
~8	Fast Form-C

~6G MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

-	
~6H M0	ODULE
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5	Form-A
~6	Form-A
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

3.2 WIRING

~6K MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1	Form-C
~2	Form-C
~3	Form-C
~4	Form-C
~5	Fast Form-C
~6	Fast Form-C
~7	Fast Form-C
~8	Fast Form-C

~6L MODULE		
TERMINAL ASSIGNMENT	OUTPUT OR INPUT	
~1	Form-A	
~2	Form-A	
~3	Form-C	
~4	Form-C	
~5a, ~5c	2 Inputs	
~6a, ~6c	2 Inputs	
~7a, ~7c	2 Inputs	
~8a, ~8c	2 Inputs	

~6M MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-C
~4	Form-C
~5	Form-C
~6	Form-C
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6N MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6P MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5	Form-A
~6	Form-A
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

DULE
OUTPUT OR INPUT
Form-A
Form-A
Form-C
Form-C
2 Inputs
2 Inputs
2 Inputs
2 Inputs

~6S M0	ODULE
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-C
~4	Form-C
~5	Form-C
~6	Form-C
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6T M0	DULE
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6U MODULE		
TERMINAL ASSIGNMENT	OUTPUT OR INPUT	
~1	Form-A	
~2	Form-A	
~3	Form-A	
~4	Form-A	
~5	Form-A	
~6	Form-A	
~7a, ~7c	2 Inputs	
~8a, ~8c	2 Inputs	

~67 MC	DULE
TERMINAL ASSIGNMENT	OUTPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5	Form-A
~6	Form-A
~7	Form-A
~8	Form-A

~4A M0	DULE
TERMINAL ASSIGNMENT	OUTPUT
~1	Not Used
~2	Solid-State
~3	Not Used
~4	Solid-State
~5	Not Used
~6	Solid-State
~7	Not Used
~8	Solid-State

~4B M0	ODULE
TERMINAL ASSIGNMENT	OUTPUT
~1	Not Used
~2	Solid-State
~3	Not Used
~4	Solid-State
~5	Not Used
~6	Solid-State
~7	Not Used
~8	Solid-State

~4C M	ODULE
TERMINAL ASSIGNMENT	OUTPUT
~1	Not Used
~2	Solid-State
~3	Not Used
~4	Solid-State
~5	Not Used
~6	Solid-State
~7	Not Used
~8	Solid-State


~4D M0	DULE
TERMINAL ASSIGNMENT	OUTPUT
~1a, ~1c	2 Inputs
~2a, ~2c	2 Inputs
~3a, ~3c	2 Inputs
~4a, ~4c	2 Inputs
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~4L MC	DULE
TERMINAL ASSIGNMENT	OUTPUT
~1	2 Outputs
~2	2 Outputs
~3	2 Outputs
~4	2 Outputs
~5	2 Outputs
~6	2 Outputs
~7	2 Outputs
~8	Not Used

3 HARDWARE

1a 1	b 1c	Not Used	~ 1	¥
~ 2a	-			4
~ 2b	-	(Jil)	~ 2	
~ 2c	+			
3a 3	b 3c	Not Used	~ 3	
~ 4a	-			
~ 4b	-	(Jij	~ 4	
~ 4c	+			
5a 5	ib 5c	Not Used	~ 5	
~ 6a	-			
~ 6b	-	(Jij	~ 6	
~ 6c	+			
7a 7	b 7c	Not Used	~ 7	
~ 8a	-			Ĕ
~ 8b	-	(Ji	~ 8	IGITAL I/O
~ 8c	+			ă

1a 1	b 1c	Not Used	~ 1	8
~ 2a	-			4
~ 2b	-		~ 2	
~ 2c	+			
3a 3	b 3c	Not Used	~ 3	
~ 4a	-			
~ 4b	-		~ 4	
~ 4c	+			
5a 5	b 5c	Not Used	~ 5	
~ 6a	-	- ch		
~ 6b	-		~ 6	
~ 6c	- +	Ī		
~ 6c	- + /b 7c	Not Used	~ 6	
~ 6c	- + b 7c			L I/O
~6c 7a 7	- + b 7c - -			DIGITAL I/O



~1a	+	CONTACT IN ~ 1	
~ 1b	-	COMMON ~1	b ₹
~ 1c	+	CONTACT IN ~ 1	lc
~ 2a	+	CONTACT IN ~2	2a
~ 2b	-	COMMON ~2	2b
~2c	+	CONTACT IN ~	2c
~3a	+	CONTACT IN ~3	la
~3b	-	COMMON ~3	b
~3c	+	CONTACT IN ~3	Bc
~4a	+	CONTACT IN ~4	la
~ 4b	-	COMMON ~4	ŀЬ
~ 4c	+	CONTACT IN ~4	lc
~ 5a	+	CONTACT IN ~5	ia
~ 5b	-	COMMON ~5	ib
~ 5c	+	CONTACT IN ~ 5	ōc
~6a	+	CONTACT IN ~ 6	ba -
~6b	-	COMMON ~6	ib
~6c	+	CONTACT IN ~ (6c
~7a	+	CONTACT IN ~7	/a
~7b	-	COMMON ~7	'b S
~7c	+	CONTACT IN ~	7c
~8a	+	CONTACT IN ~8	Ba
~ 8b	-	COMMON ~8	b C
~8c	+	CONTACT IN ~ 8	Bc C

~ 1a	1	4
~ 1b	± 1/2	~
~ 1c		
~ 2a	3	
~ 2b	4	
~ 2c		_
~ 3a	= 5	
~ 3b	6	
~ 3c		
~ 4a	= 7	
~ 4b		
~ 4c		
~ 5a	9	
~ 5b	10	
~ 5c		
~ 6a	= 11	
~ 6b	12	
~ 6c		
~ 7a	= 13	
~ 7b	14	2
~ 7c	<u> </u>	
~ 8a	Not	
~ 8b	Used	9
~ 8c	Useu	-

3

~ 3c ~ 4a ~ 4b ~ 4c ~ 5a ~ 5b			~ 4	
~ 5c ~ 6a ~ 6b ~ 6c		 	~ 6	
~ 7a ~ 7b ~ 7c ~ 8b ~ 8c		_+ _+	~ 7 ~ 8	DIGITAL I/O
~ 8a	1	SU	RGE	尚

~ 5a	+	CONTACT IN 🛛 – 5a	DIGITAL I/O 6A		г'n	~ 1a
~ 5c	+	CONTACT IN ~ 5c		~ 1	₫Ŧ	~ 1b
~ 6a	+	CONTACT IN 🛛 – 6a			친구	~ 1c
~ 6c	+	CONTACT IN ~ 6c			Ē.	~ 2a
~ 5b	-	COMMON ~ 5b		~ 2	φŦ	~ 2b
					친구	~ 2c
~7a	+	CONTACT IN ~ 7a				
~7c		CONTACT IN ~ 7c			_	~ 3a
	+	CONTACT IN ~ 7c		~ 3	- F	~ 3b
~8a	+	CONTACT IN ~ 8a			+	
						~ 3c
~8c	+	CONTACT IN 🖌 8c				~ 4a
~7b	-	COMMON ~ 7b			-	
		001111011 75		~ 4	- -	~ 4b
~8b	÷	SURGE			₹	~ 4c

	~7a	+	CONTACT IN ~ 7a	DIGITAL I/O	6B	
	~7c	+	CONTACT IN ~ 7c			~
	~8a	+	CONTACT IN ~ 8a			
	~8c	+	CONTACT IN ~ 8c			
	~7b	-	COMMON ~7b			~
		_	1			
	~8b	÷.	SURGE			_
ľ			-			
						~

	d)	~ 1a
~ 1	w ±	~ 1b
	₩ Ţ	~ 1c
	гĥ	~ 2a
~ 2	5 ±	~ 2b
	친구	~ 2c
		~ 3a
~ 3	É.	~ 3b
	т	~ 3c
	-	~ 4a
~ 4	- È	~ 4b
	τ	~ 4c
	Ļ	~ 5a
~ 5	- 1	~ 5b
	τ	~ 5c
	-	~ 6a
~ 6	1	~ 6b
	τ	~ 6c
	~ 2 ~ 3 ~ 4 ~ 5	~ 2 (2) - 3 (1) - 4 (1) - 5 (1

~ 1a ~ 1b ~ 1c ပ္ထ ł ~ 1 ~ 2a ~ 2b ~ 2c ~ 3a ~ 3b ~ 3b ~ 4a ~ 4a ~ 4b ~ 4c ~ 5a ~ 5b ~ 5c ~ 6a ~ 6b ~ 6c ~ 7a ~ 7b ~ 2 ~ 3 ~ 4 ~ 5 1 ~ 6 ł ~ 7 ~ 7c ~ 8a ~ 8b ~ 8c ~ 8

~ 1a	+	CONTACT IN	~ 1a	9
~ 1c	+	CONTACT IN	~ 1c	ø
~ 2a	+	CONTACT IN	~ 2a	
~ 2c	+	CONTACT IN	~ 2c	
~ 1b	-	COMMON	~ 1b	
- 0.	+	00117407.01		
~3a		CONTACT IN	~ 3a	
~3c	+	CONTACT IN	~ 3c	
~4a	+	CONTACT IN	~ 4a	
~4c	+	CONTACT IN	~ 4c	
~3b	-	COMMON	~ 3b	
~ 5a	+	CONTACT IN	~ 5a	
~ 5c	+	CONTACT IN	~ 5c	
~ 6a	+	CONTACT IN	~ 6a	
~ 6c	+	CONTACT IN	~ 6c	
~ 5b	-	COMMON	~ 5b	
	_			
~7a	+	CONTACT IN	~ 7a	
~7c	+	CONTACT IN	~ 7c	2
~8a	+	CONTACT IN	~ 8a	ΞI.
~8c	+	CONTACT IN	~ 8c	È
~7b	-	COMMON	~ 7b	9
~8b	÷	SURGE		2
				_

~ 5a	+	CONTACT IN ~ 5a	DIGITAL I/O 6E		
~ 50	+	CONTACT IN ~ 5c		~ 1	1 - E
~ 6a	+	CONTACT IN ~ 6a			τ
~ 60	+	CONTACT IN ~ 6c			-
~ 5b	-	COMMON ~ 5b		~ 2	- Í
			1		T
~7a		CONTACT IN ~ 7a			
~7c	+	CONTACT IN ~ 7c		~ 3	ź –
~8a	+	CONTACT IN ~ 8a		- 3	÷ —
~ 8c	+	CONTACT IN ~ 8c			
~7b	-	COMMON ~ 7b	1		2
			•	~ 4	
~ 8b	÷	SURGE			τ

~ 1a	-w-È		넁
~ 1b	-wv=	~ 1	_
~ 1c			
~ 2a	*		
~ 2b	-wv+	~ 2	
~ 2c			
~ 3a	1		
~ 3b	-w-£	~ 3	
~ 3c			
~ 4a	-		
~ 4b	-wv-È	~ 4	
~ 4c			
~ 5a	1		
~ 5b	-w-È	~ 5	
~ 5c			
~ 6a	-		
~ 6b	-w-È	~ 6	
~ 6c			
~ 7a			
~ 7b	-w-Ŧ	~ 7	୧
~ 7c			DIGITAL I/O
~ 8a			₽
~ 8b	-w-Ŧ	~ 8	Ø
~ 8c	÷		

~1 0 ±

~ 2

~ 3 U

₫ ؇

ф Ф

~6 (V) +

~ 4

~ 5

-

a 1a

~ 1a ~ 1b

~ 1c

2a
2b
2c
3a
3b
3c
4a
4b

~ 7a DIGITAL I/O

6H

ONTACT IN

CONTACT IN

CONTACT IN ~ 8a

COMMON ~7b

SURGE

- 7c

7t

-8b

~ 5a	+	CONTACT IN 🛛 – 5a	DIGITAL I/O	6G		du -	~ 1a
~ 5c	+	CONTACT IN ~ 5c			~ 1	w I	~ 1b
~ 6a	+	CONTACT IN ~ 6a				₩ ∓	~ 1c
~ 6c	+	CONTACT IN ~ 6c		I		Ш	~ 2a
~ 5b	-	COMMON ~5b			~ 2	w I	~ 2b
~7a		CONTACT IN ~ 7a				ŵŢ.	~ 2c
~7c		CONTACT IN ~ 7c		I		Ę	~ 3a
~8a	- T	CONTACT IN ~ 8a			~ 3	w I	~ 3b
~ 8c	- T	CONTACT IN ~ 8a				ΨŢ	~ 3c
~ 7b	-	COMMON ~ 7b		I		б	~ 4a
~70	_	COMMON ~7D			~ 4	w I	~ 4b
~ 8b	÷	SURGE				۳ <u>۲</u>	~ 4c

827719D2-X1.CDR



- 1a

~ 1b

~ 1c ~ 2a ~ 2b

- 2c

~ 3a ~ 3b

~ 3c

~ 4a ~ 4b ~ 4c ~ 5a

~ 5b ~ 5c ~ 6a ~ 6b ~ 6c

~ 1a			6K
~ 1b	‡	~ 1	9
~ 1c			
~ 2a			
~ 2b	_	~ 2	
~ 2c			
~ 3a			
~ 3b		~ 3	
~ 3c			
~ 4a			
~ 4b	<u> </u>	~ 4	
~ 4c			
~ 5a			
~ 5b	-w-£	~ 5	
~ 5c			
~ 6a			
~ 6b	-w- <u>f</u>	~ 6	
~ 6c			
~ 7a			
~ 7b	<u> </u>	~ 7	2
~ 7c			GITAL I/O
~ 8a			É
~ 8b	-w-È	~ 8	9
~ 8c			

+	CONTACT IN ~ 5a	DIGITAL I/O 6L		-V	~ 1a
+	CONTACT IN ~ 5c		~ 1	₽	~ 1b
+	CONTACT IN 🛛 🗕 6a			L‡	~ 1c
+	CONTACT IN ~ 6c			V	~ 2a
-	COMMON ~ 5b		~ 2	₽ <u></u>	~ 2b
					~ 2c
+	CONTACT IN 🛛 7a				~ 3a
+	CONTACT IN ~ 7c			z	
+	CONTACT IN ~ 8a		~ 3		~ 3b
-				T	~ 3c
+	CONTACT IN ~ 8c				~ 4a
-	COMMON ~ 7b			z	
			~ 4		~ 4b
÷	SURGE			T	~ 4c

~7a	+	CONTACT IN ~ 7a	DIGITAL I/O	6M			~ 1a
~7c	+	CONTACT IN ~ 7c			~ 1	<u>₽</u>	~ 1b
~8a	+	CONTACT IN ~ 8a					~ 1c
~8c	+	CONTACT IN ~ 8c					~ 2a
~7b	-	COMMON ~7b			~ 2	막	~ 2b
~ 8b	+	SURGE				_ L‡	~ 2c
- 00	-	JONGE				-	~ 3a
					~ 3	- Î -	~ 3b
						- T	~ 3c
						+	~ 4a
					~ 4	Ŧ	~ 4b
						τ	~ 4c
						+	~ 5a
					~ 5	- I	~ 5b
						- T	~ 5c
						+	~ 6a
					~ 6	Ĩ	~ 6b
						- T	- 60

~ 5a	+	CONTACT IN ~ 5a	DIGITAL I/O 6N			~ 1a	
~ 5c	+	CONTACT IN ~ 5c		~ 1	<u>ш</u> —	~ 1b	
~ 6a	+	CONTACT IN ~ 6a			LŦ_	~ 1c]
~ 6c	+	CONTACT IN ~ 6c				~ 2a	
~ 5b	-	COMMON ~ 5b		~ 2	₽-	~ 2b	
~7a		CONTACT IN ~ 7a			LŦ.	~ 2c	1
	+	CONTACT IN ~ 7a				~ 3a	1
~7c	+			~ 3	Щ—	~ 3b	
~8a	+				푸	~ 3c	1
~8c	+	CONTACT IN ~ 8c				~ 4a	1
~7b	-	COMMON ~7b		~ 4	<u>_</u>	~ 4b	1
~8b	늪	SURGE	1		1	~ 4c	1

6R ~ 1

6T

~ 1

~ 2

~ 3

~ 4

~ 2

~ 3

£

£

ł

~4

£

£

£

ŧ

2ŀ

20

3a 3b

30

4

1a

2L

5a DIGITAL I/O

~ 5a ~ 5c ~ 6a ~ 6c ~ 5b ~ 7a ~ 7c ~ 8a ~ 8c ~ 7b

~7a	+	CONTACT IN ~ 7a	DIGITAL I/O	6P			~ 1a
~7c	+	CONTACT IN ~ 7c			~ 1	₽ <u></u>	~ 1b
~8a	+	CONTACT IN ~ 8a				17	~ 1c
~ 8c	+	CONTACT IN ~ 8c					~ 2a
~7b	-	COMMON ~7b			~ 2	₽-	~ 2b
~ 8b	÷	SURGE				- L÷-	~ 2c
- ob		JONGE				R	~ 3a
					~ 3	₽ <u></u>	~ 3b
						L‡	~ 3c
							~ 4a
					~ 4	₽ <u></u>	~ 4b
						Ļ÷	~ 4c
						R	~ 5a
					~ 5	₽ <u></u>	~ 5b
						L‡	~ 5c
							~ 6a
					~ 6	₽ <u></u>	~ 6b
						L‡	~ 6c

-7c + CONTACT IN -7c -1 -1 -1 -1 -8b + CONTACT IN -8c -2 -2 -7b - COMMON -7b -2 -2 -8b ± SURGE -2 -2 -8b ± SURGE -3 -3 -3 ± -3 ± -3 -4 -4 -4 -4 -5 -5 -5 -6 -5	_			-	DIOLET IL LIO				
-8a + CONTACT IN - 8a -8b + CONTACT IN - 8c -7b - CONMON -7b -8b ± SURGE -8b ± SURGE	~7a	+			DIGITAL I/O	6S			~ 1a
-88 + CONTACT IN - 88 -7b - COMMON -7b -8b ± SURGE -7b - COMMON -7b -8b ± SURGE -7b - COMMON -7b -8b ± SURGE -7b - COMMON -7b -7b - COMMON -7b - COMMON -7b -7b - COMMON -7b - COMMON -7b - COMMON -7b -7b - COMMON -7b - COMMON -	~7c	+					~ 1	_	114
-7b - COMMON - 7b - 2 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - - 3 - - 3 - 3 -	~8a	+	CONTACT IN	~ 8a			τ	~ 10	
- 8b ± SURGE - 8b ± SURGE - 3 ± - 3 - 44 - 44 - 44 - 44 - 44 - 44 - 5 ± - 5 - 5 ± - 5 ± - 5 - 5 ±	~8c	+	CONTACT IN	~ 8c		[~ 2a
80 ÷ SURGE	~7b	-	COMMON	~ 7b			~ 2		~ 2t
80 ÷ SURGE				_				Ť	~ 20
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	~ 8b	主	SURGE						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							~ 3	ž,	
								÷	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									
							. 4	そ	
								÷	
							-	*	
~ 6 - 6							~ 5	+	
~ 6 - 6								_	
								+	
~ 60							~ 6	- I-	~ 6k
								τ	~ 60

~7a	+	CONTACT IN ~ 7a	DIGITAL I/O	6U			~ 1a
~7c	+	CONTACT IN ~ 7c			~ 1		~ 1b
~8a	+	CONTACT IN ~ 8a				τ	~ 1c
~ 8c	+	CONTACT IN ~ 8c					~ 2a
~7b	-	COMMON ~7b			~ 2	_	~ 2b
~ 8b	_	SURGE				ŧ	~ 2c
~ 80	Ŧ	SURGE					~ 3a
					~ 3	_	~ 3b
						T	~ 3c
							~ 4a
					~ 4	_	~ 4b
						τ	~ 4c
							~ 5a
					~ 5	_	~ 5b
						τ	~ 5c
							~ 6a
					~ 6	_	~ 6b
						-	~ 6c

827719D2-X1.CDR

Figure 3–14: DIGITAL INPUT/OUTPUT MODULE WIRING (2 of 2)



3-14

~ 6a

~7c

~8a

~ 5a

- 5c

~ 6c

~ 5b

~7a

~7c

8a

VTACT IN 🛛 – 6a

NTACT IN 🛛 🛩 8a

CON

CONTACT IN ~ 7c

ONTACT IN ~ 5a DIGITAL I/O

7a

CORRECT POLARITY MUST BE OBSERVED FOR ALL CONTACT INPUT AND SOLID STATE OUTPUT CONNECTIONS FOR PROPER FUNCTIONALITY.

CONTACT INPUTS:

A dry contact has one side connected to Terminal B3b. This is the positive 48 V DC voltage rail supplied by the power supply module. The other side of the dry contact is connected to the required contact input terminal. Each contact input group has its own common (negative) terminal which must be connected to the DC negative terminal (B3a) of the power supply module. When a dry contact closes, a current of 1 to 3 mA will flow through the associated circuit.

A wet contact has one side connected to the positive terminal of an external DC power supply. The other side of this contact is connected to the required contact input terminal. In addition, the negative side of the external source must be connected to the relay common (negative) terminal of each contact input group. The maximum external source voltage for this arrangement is 300 V DC.

The voltage threshold at which each group of four contact inputs will detect a closed contact input is programmable as 17 V DC for 24 V sources, 33 V DC for 48 V sources, 84 V DC for 110 to 125 V sources, and 166 V DC for 250 V sources.




Figure 3–15: DRY AND WET CONTACT INPUT CONNECTIONS

Wherever a tilde "~" symbol appears, substitute with the Slot Position of the module.

CONTACT OUTPUTS:

Contact outputs may be ordered as Form-A or Form-C. The Form A contacts may be connected for external circuit supervision. These contacts are provided with voltage and current monitoring circuits used to detect the loss of DC voltage in the circuit, and the presence of DC current flowing through the contacts when the Form-A contact closes. If enabled, the current monitoring can be used as a seal-in signal to ensure that the Form-A contact does not attempt to break the energized inductive coil circuit and weld the output contacts.



There is no provision in the relay to detect a DC ground fault on 48 V DC control power external output. We recommend using an external DC supply.

USE OF CONTACT INPUTS WITH AUTO-BURNISHING:

The contact inputs sense a change of the state of the external device contact based on the measured current. When external devices are located in a harsh industrial environment (either outdoor or indoor), their contacts can be exposed to various types of contamination. Normally, there is a thin film of insulating sulfidation, oxidation, or contaminates on the surface of the contacts, sometimes making it difficult or impossible to detect a change of the state. This film must be removed to establish circuit continuity – an impulse of higher than normal current can accomplish this.

The contact inputs with auto-burnish create a high current impulse when the threshold is reached to burn off this oxidation layer as a maintenance to the contacts. Afterwards the contact input current is reduced to a steady-state current. The impulse will have a 5 second delay after a contact input changes state.




Figure 3–16: CURRENT THROUGH CONTACT INPUTS WITH AUTO-BURNISHING

Regular contact inputs limit current to less than 3 mA to reduce station battery burden. In contrast, contact inputs with autoburnishing allow currents up to 50 to 70 mA at the first instance when the change of state was sensed. Then, within 25 to 50 ms, this current is slowly reduced to 3 mA as indicated above. The 50 to 70 mA peak current burns any film on the contacts, allowing for proper sensing of state changes. If the external device contact is bouncing, the auto-burnishing starts when external device contact bouncing is over.

Another important difference between the auto-burnishing input module and the regular input modules is that only two contact inputs have common ground, as opposed to four contact inputs sharing one common ground (refer to the *Digital Input/ Output Module Wiring* diagrams). This is beneficial when connecting contact inputs to separate voltage sources. Consequently, the threshold voltage setting is also defined per group of two contact inputs.

The auto-burnish feature can be disabled or enabled using the DIP switches found on each daughter card. There is a DIP switch for each contact, for a total of 16 inputs.







CONTACT INPUT 1 AUTO-BURNISH = ON CONTACT INPUT 2 AUTO-BURNISH = OFF



CONTACT INPUT 1 AUTO-BURNISH = OFF CONTACT INPUT 2 AUTO-BURNISH = ON

CONTACT INPUT 1 AUTO-BURNISH = ON CONTACT INPUT 2 AUTO-BURNISH = ON

Figure 3–17: AUTO-BURNISH DIP SWITCHES

The auto-burnish circuitry has an internal fuse for safety purposes. During regular maintenance, the auto-burnish functionality can be checked using an oscilloscope.

3.2.6 TRANSDUCER INPUTS/OUTPUTS

Transducer input modules can receive input signals from external dcmA output transducers (dcmA In) or resistance temperature detectors (RTD). Hardware and software is provided to receive signals from these external transducers and convert these signals into a digital format for use as required.

Transducer output modules provide DC current outputs in several standard dcmA ranges. Software is provided to configure virtually any analog quantity used in the relay to drive the analog outputs.

Every transducer input/output module has a total of 24 terminal connections. These connections are arranged as three terminals per row with a total of eight rows. A given row may be used for either inputs or outputs, with terminals in column "a" having positive polarity and terminals in column "c" having negative polarity. Since an entire row is used for a single input/ output channel, the name of the channel is assigned using the module slot position and row number.

Each module also requires that a connection from an external ground bus be made to Terminal 8b. The current outputs require a twisted-pair shielded cable, where the shield is grounded at one end only. The figure below illustrates the transducer module types (5A, 5C, 5D, 5E, and 5F) and channel arrangements that may be ordered for the relay.

Wherever a tilde "~" symbol appears, substitute with the Slot Position of the module.

NOTE

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	~la	+	dcmA In ∼1	δĀ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	~1c	Ι	dema in rei	Ľ
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	~2a	+	demok in	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	~2c		dema in ~2	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	~3a	+	domA in au3	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		-	dema in 140	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	~4a	+	اب ما اممما	
~5c - dcmA Out ~5 ~6d + dcmA Out ~6 ~7d + - ~7c - dcmA Out ~7 ~8d + dcmA Out ~8 ~8c - dcmA Out ~8	~4c	-	dema in ~4	
~5c - dcmA Out ~5 ~6d + dcmA Out ~6 ~7d + - ~7c - dcmA Out ~7 ~8d + dcmA Out ~8 ~8c - dcmA Out ~8				
~5c - ~6d + ~6c - ~7d + ~7c - ~8d + ~8c -	~5a	+	dama A Out - 5	
~6c - dcmA Out ~6 ~7a + dcmA Out ~7 ~7c - dcmA Out ~7 ~8a + dcmA Out ~8 ~8c - dcmA Out ~8	~5c	I	define Out ~5	
~6c - ~7a + ~7c - ~8a + ~8c - dcmA Out ~7 Q Q Q Q Q Q Q Q Q Q Q Q Q	~6a	+		
~7c - dcmA Out ~7 0 ~8a + dcmA Out ~8 0 ~8c - dcmA Out ~8 0	~6c	-	acmA Out ~6	
~7c - dcmA Out ~7 0 ~8a + dcmA Out ~8 0 ~8c - dcmA Out ~8 0				
~7c - 0 ~8a + dcmA Out ~8 0 ~8c - 4	~7a	+	demot Out 17	
~8a + dcmA Out ~8 00TVVE ~8c - surge V ~8b + SURGE V	~7c	-	dema out ~/	0
	~8a	+	da	-
~8b ± SURGE	~8c	_	acma Out ~8	10
~8b ± SURGE ¥				I₫
	~8b	ιŀ	SURGE	¥

~1 a Hot ~1 c RTD ~1 ~1 c Comp RTD ~1 ~1 b Return for RTD ~1 ~2 ~2 c Comp RTD ~2 ~2 c Comp RTD ~2 ~3 c Comp RTD ~2 ~3 c Comp RTD ~3 ~3 c Keturn for RTD ~3 ~4d Hot RTD ~4 ~4d Hot RTD ~4 ~5d Hot RTD ~5 ~5b Return for RTD ~5 ~5b Return for RTD ~6 ~5c Comp RTD ~6 ~6c Comp RTD ~7 ~7b Return for RTD ~7 ~7c Hot RTD ~7 ~7b Return for RTD ~7 ~7b Return for RTD ~7 ~7b </th <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>							
~1 c Comp ~1 c Comp ~1 b Return for RTD ~1& ~2 ~2 d Hot RTD ~1& ~2 ~2 d Hot RTD ~3 ~3 c Comp RTD ~3& ~3 b Return for RTD ~3& ~4 ~4 c Comp RTD ~4 ~5 d Hot RTD ~5 ~5 c Comp RTD ~5 ~5 d Hot RTD ~5 ~6 d Hot RTD ~6 ~7 c Comp RTD ~7 ~7 d Hot RTD ~7 ~7 d Hot RTD ~7 ~7 d Hot RTD ~7 ~8 d Hot RTD ~7 ~8 d Hot RTD ~7 ~8 d Hot RTD ~7	~1a	Hot		PTD		~1	L L
~2a Hot ~2c RTD ~2 ~3c Comp RTD ~3 ~3c Comp RTD ~3 ~3b Return for RTD ~3 ~3b Return for RTD ~3 ~4a Hot ~4c RTD ~4 ~5c Comp RTD ~4 ~5c Comp RTD ~5 ~5c Comp RTD ~6 ~6a Hot RTD ~7 ~7c Comp ~7 ~7 ~7 ~7b Return for RTD ~7 ~7 ~7b Return for <rtd< td=""> ~7 ~8 ~8 ~8a Hot RTD ~8</rtd<>	~1c						
~2c Comp RTD ~2 ~3a Hot RTD ~3 ~3b Return for RTD ~3& ~3b Return for RTD ~3& ~4d Hot RTD ~4 ~4c Comp RTD ~4 ~5c Comp RTD ~5 ~5d Hot RTD ~5 ~5b Return for RTD ~6 ~6c Comp RTD ~6 ~7c Hot RTD ~7 ~77c Hot RTD ~7 ~77b Return for RTD ~78 ~8a Hot RTD ~78 ~8a Hot RTD ~88	~1b	Return	for	RTD	~1&	~2	
~2c Comp ~3a Hot ~3c Comp RTD ~3c Comp RTD ~3b Return for RTD ~3& ~3b Return for RTD ~3& ~4a Hot ~4c Comp RTD ~5c Comp RTD ~5c Comp RTD ~5c Comp RTD ~6a Hot ~7c Comp RTD ~7c Comp RTD ~7b Return for RTD ~7e	~2a	Hot		PTD		a.2	1
~3c Comp RID ~3s ~3b Return for RTD ~3&~~4 ~4d Hot RTD ~3&~~4 ~4d Hot RTD ~3&~~4 ~5c Comp RTD ~5 ~5b Return for RTD ~5 ~6d Hot RTD ~6 ~6c Comp ~6 ~6 ~6c Comp ~7 ~6 ~7d Hot RTD ~7 ~77c Comp RTD ~7 ~7b Return for RTD ~7 ~80 Hot RTD ~8	~2c	Comp		KID		142	
~3c Comp RTD ~3s ~3b Return for RTD ~3&~~4 ~4d Hot RTD ~3&~~4 ~4d Hot RTD ~3&~~4 ~5c Comp RTD ~4 ~5c Comp RTD ~5 ~5b Return for RTD ~5 ~6a Hot RTD ~6 ~6c Comp RTD ~6 ~7c Comp RTD ~7 ~7c Comp RTD ~7 ~7b Return for RTD ~7 ~7c Comp RTD ~7 ~7b Return for RTD ~7 ~88 Kot RTD ~8	~ 30	Hot					
~~3b Return for RTD ~3& ~4 ~~4d Hot RTD ~4 ~~4c Comp RTD ~4 ~~5c Comp RTD ~5 ~~5c Comp RTD ~5 ~~5c Comp RTD ~5 ~~6d Hot RTD ~6 ~~6c Comp RTD ~6 ~~7c Comp RTD ~7 ~~7d Hot RTD ~7 ~~7b Return for RTD ~7 ~~7b Comp ~7 ~8 ~~8a Hot RTD ~8 ~~8c Comp ~8 8				RTD		~3	
~~4d Hot RTD ~~4 ~~25d Hot RTD ~~4 ~~5c Comp RTD ~~5 ~~5c KTD ~~5 ~~5c ~~5b Return for RTD ~~5 ~~6c Comp RTD ~~6 ~~7d Hot RTD ~~6 ~~7d Comp RTD ~~7 ~~7c Comp RTD ~~7 ~~7d Hot RTD ~~7 ~~7d Rtum for RTD ~~78 ~~8d Hot RTD ~~88 ~~8d Hot RTD ~~88			6	DTD	. 70.		1
~4c Comp RTD ~4 ~5c Hot RTD ~5 ~5b Return for RTD ~5 ~6d Hot RTD ~6 ~6c Comp RTD ~6 ~7d Hot RTD ~7 ~7c Comp RTD ~7 ~7b Return for RTD ~78 ~8d Hot RTD ~88			TOP	RID	~3α	~4	
~4c Comp No ~5d Hot RTD ~5 ~5c Comp RTD ~5 ~5b Return for RTD ~5& ~6d Hot RTD ~6 ~6d Hot RTD ~6 ~7d Rth RTD ~7 ~7c Comp RTD ~7 ~7d Hot RTD ~7 ~7c Comp RTD ~7 ~7b Return for RTD ~78 ~8d Hot RTD ~8 8 ~8d Comp RTD ~8 8				RTD		~4	
~-5c Comp KID ~s ~-5b Return for RTD ~s&~c6 ~-6d Hot RTD ~s ~-6d Hot RTD ~s ~-7d Hot RTD ~s ~-7c Comp RTD ~s ~-7d Hot RTD ~s ~-7b Return for RTD ~s ~-8d Hot RTD ~s	~4c	Comp		inib			
~-5c Comp KID ~s ~-5b Return for RTD ~s&~c6 ~-6d Hot RTD ~s ~-6d Hot RTD ~s ~-7c Comp RTD ~s ~-7c Comp RTD ~s ~-7c Return for RTD ~s ~-7b Return for RTD ~s ~-8d Hot ~s ~s	~50	Hot					
~~5b Return for RTD ~5& ~6 ~~6a Hot RTD ~6 ~~7c Comp RTD ~6 ~~7a Hot RTD ~7 ~~7c Comp RTD ~7 ~~7b Return for RTD ~7 ~~7b Return for RTD ~7& ~~8d Hot RTD ~8 ~~8d Comp ~8 8				RTD		~5	
~~6a Hot RTD ~6 ~~7c Comp RTD ~7 ~~7c Comp RTD ~7 ~~7c Comp RTD ~7 ~~7b Return for RTD ~78 S ~~8b Hot RTD ~8 S			for	RTD	~5&	~6	
~~6c Comp RID ~~6 ~~7a Hot RTD ~7 ~~7c Comp RTD ~7 ~~7b Return for RTD ~7& ~~8g Hot ~~8g 8				KID	. 000		ł
~70 Hot RTD ~7 ~7C Comp RTD ~7 ~7D Return for RTD ~7 ~7b Return for RTD ~7 ~80 Hot ~70 ~8 ~80 Comp ~8 6				RTD		~6	
~7c Comp RID ~7 ~7b Return for RTD ~7& ~8 ~8d Hot RTD ~8 ~8c Comp RTD ~8	~60	Comp					
~ / c C Comp ~ 7b Return for RTD ~7& ~8 ~ 8a Hot ~ 8c Comp	~7a	Hot		DTD		7	1
~8d Hot RTD ~8	~7c	Comp		RID		~/	
<u>~8a Hot</u> <u>~8c Comp</u> RTD ~8	~7b	Return	for	RTD	~7&	~8	1
	~8a	Hot		DTD			17
	~8c	Comp	RID			~8	ļ
'∼ōni — i Sukge I<	01						ł
	~8b	=		50	RGE		<

~1a ~1c ~1b ~2a ~2c ~3a ~3c ~3b ~4a ~4c ~5a	Comp Return Hot Comp Hot Comp Return Hot	RTD RTD	-
~5c ~6a ~6c	+	dcmA Out	~
~7a ~7c	+	dcmA Out	~7
~8a	+	dcmA Out	~8
~8c		1	

~1a	+	dcmA In	~1	ΞE
~1c	-	ucma m	101	- /
~2a	+	dcmA In	~2	
~2c	-	ucmA in	~Z	
~3a	+			
	т	dcmA In	~3	
~3c	-		-	
~4a	+	dcmA In	~4	
~4c	-	demA m		
-				
~5a	Hot	RTD	~5	
~5c			-	
~5b	Return	for RTD ~5&	~6	
~6a	Hot	RTD	~6	
~6c	Comp	RID		
7				
~7a	Hot	RTD	~7	
~7c	Comp			
~7b	Return	for RTD ~7&	~8	2
~8a	Hot	RTD	~8	υ
~8c	Comp	RID	.~0	ANALOG
		0110.05		Ż
~8b		SURGE		~

~1a	+	dcmA In	a.1	5
~1c	-	dema in	101	Ľ
~2a	+	dcmA In	~2	
~2c	-	dema in	~~ <u>Z</u>	
~3a	+	dcmA In	~3	
~3c	-	denix in		
~4a	+	dcmA In	~4	
~4c	-	dema in	~4	
				1 1
~5a	+	dcmA In	~5	
~5c	-			
~6a	+	dcmA In	~6	
~6c	-	dema in	~0	
				1 1
~7a	+	dcmA In	~7	
~7c	-		,	0
~8a	+	da esta da		<u> </u>
~8c	-	dcmA In	~8	ANALOG 1/0
				l≰l
~8b	-	SURGE		¥

827831AB-X1.CDR


Figure 3–18: TRANSDUCER INPUT/OUTPUT MODULE WIRING

3.2.7 RS232 FACEPLATE PORT

A 9-pin RS232C serial port is located on the relay's faceplate for programming with a portable (personal) computer. All that is required to use this interface is a personal computer running the EnerVista UR Setup software provided with the relay. Cabling for the RS232 port is shown in the following figure for both 9 pin and 25 pin connectors.



The baud rate for this port is fixed at 19200 bps.





3.2.8 CPU COMMUNICATION PORTS

a) **OPTIONS**

In addition to the RS232 port on the faceplate, the relay provides the user with two additional communication port(s) depending on the CPU module installed.



The CPU modules do not require a surge ground connection.

CPU TYPE	COM1	COM2
9E	RS485	RS485
9G	10Base-F and 10Base-T	RS485
9H	Redundant 10Base-F	RS485
9J	10Base-FX	RS485
9K	Redundant 10Base-FX	RS485
9L	100Base-FX	RS485
9M	Redundant 100Base-FX	RS485
9N	10/100Base-T	RS485
9P	100Base-FX	RS485
9R	Redundant 100Base-FX	RS485

D1b	+		Ы
D2b	-	RS485 COM 1	
D3b	COM	COMIT	
D1a	+	00105	
D2a	-	RS485 COM 2	
D3a	a COM	0011 2	
D4b	+		
D4a	-	IRIG-B	
$ \mathbf{\bullet} $	BNC	Input	
	BNC	IRIG-B Output	CPU

				_
(1) (1) (1)	OBaseFX	NORMAL	СОМ1	6
D1a	+			
D2a	-	RS485 COM 2		
D3a	COM			
D4b	+			
D4a	-	IRIG-B		
$ \mathbf{\bullet} $	BNC	Input		
\odot	BNC	IRIG–B Output		СРU

	10BaseFL	NORMAL	COM1	96
Ω 1	OBaseT		001111	
D1a	+			
D2a	D2a - RS485 COM 2			
D3a	COM			
D4b	+			
D4a	-	IRIG-B		
$ \mathbf{\bullet} $	BNC	Input		
\bigcirc	BNC	IRIG-B Output		СРU

Зę	COM1	NORMAL	DBaseFX	1 100 C
	COMI	ALTERNATE	DBaseFX	[©] @¹
			+	D1a
		RS485 COM 2	-	D2a
		COM Z	COM	D3a
			+	D4b
		IRIG-B	1	D4a
		Input	BNC	\odot
CPU		IRIG—B Output	BNC	\overline{ullet}

10BaseFL		NORMAL		9H
10BaseFL		ALTERNATE COM		
	.0BaseT			
D1a	+			
D2a	-	RS485 COM 2		
D3a	COM	00111 2		
D4b	+			
D4a	-	IRIG-B		
$ \mathbf{\bullet} $	BNC	Input		
$ \mathbf{\bullet} $	BNC	IRIG-B Output		CPU

Tx Rx 10BaseFX		NORMAL	COM1	٦
D1a +				
		RS485		
D2a	-	COM 2		
	COM			
D4b +		IRIG-B		
D4a -				
BNC		Input		
\odot	BNC	IRIG—B Output		СРU

Tx1 _{Rx1} 10BaseFX		NORMAL	COM1	6
Tx2 Rx2 10BaseFX		ALTERNATE	COMI	
D1a	+	00405		
D2a — D3a COM		RS485 COM 2		
		0011 2		
D4b	+			
D4a - BNC		IRIG-B		
		Input		
$\overline{\bullet}$	BNC	IRIG-B Output		Į

\Box	10/100 BaseT	NORMAL	COM1	9N
D1a	+			
D2a		RS485 COM 2		
D3a	COM	0011 2		
D4b	+			
D4a	-	IRIG-B		
$\ \ \bullet$	BNC	Input		
$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$	BNC	IRIG—B Output		CPU

827831AF-X6.CDR

Figure 3–20: CPU MODULE COMMUNICATIONS WIRING

b) RS485 PORTS

RS485 data transmission and reception are accomplished over a single twisted pair with transmit and receive data alternating over the same two wires. Through the use of these port(s), continuous monitoring and control from a remote computer, SCADA system or PLC is possible.

To minimize errors from noise, the use of shielded twisted pair wire is recommended. Correct polarity must also be observed. For instance, the relays must be connected with all RS485 "+" terminals connected together, and all RS485 "-" terminals connected together. The COM terminal should be connected to the common wire inside the shield, when provided. To avoid loop currents, the shield should be grounded at one point only. Each relay should also be daisy chained to the next one in the link. A maximum of 32 relays can be connected in this manner without exceeding driver capability. For larger systems, additional serial channels must be added. It is also possible to use commercially available repeaters to increase the number of relays on a single channel to more than 32. Star or stub connections should be avoided entirely.

Lightning strikes and ground surge currents can cause large momentary voltage differences between remote ends of the communication link. For this reason, surge protection devices are internally provided at both communication ports. An isolated power supply with an optocoupled data interface also acts to reduce noise coupling. To ensure maximum reliability, all equipment should have similar transient protection devices installed.

Both ends of the RS485 circuit should also be terminated with an impedance as shown below.




Figure 3–21: RS485 SERIAL CONNECTION

c) 10BASE-FL AND 100BASE-FX FIBER OPTIC PORTS

ENSURE THE DUST COVERS ARE INSTALLED WHEN THE FIBER IS NOT IN USE. DIRTY OR SCRATCHED CONNECTORS CAN LEAD TO HIGH LOSSES ON A FIBER LINK.

OBSERVING ANY FIBER TRANSMITTER OUTPUT MAY CAUSE INJURY TO THE EYE.

The fiber optic communication ports allow for fast and efficient communications between relays at 10 or 100Mbps. Optical fiber may be connected to the relay supporting a wavelength of 820 nm in multi-mode or 1310 nm in multi-mode and single-mode. The 10 Mbps rate is available for CPU modules 9G and 9H; 100Mbps is available for modules 9J, 9K, 9L, and 9M. The 9H, 9K and 9M modules have a second pair of identical optical fiber transmitter and receiver for redundancy.

The optical fiber sizes supported include $50/125 \,\mu$ m, $62.5/125 \,\mu$ m and $100/140 \,\mu$ m for 10 Mbps. The fiber optic port is designed such that the response times will not vary for any core that is 100 μ m or less in diameter, $62.5 \,\mu$ m for 100 Mbps. For optical power budgeting, splices are required every 1 km for the transmitter/receiver pair. When splicing optical fibers, the diameter and numerical aperture of each fiber must be the same. In order to engage or disengage the ST type connector, only a quarter turn of the coupling is required.

CAUTION

IRIG-B is a standard time code format that allows stamping of events to be synchronized among connected devices within 1 millisecond. The IRIG time code formats are serial, width-modulated codes which can be either DC level shifted or amplitude modulated (AM). Third party equipment is available for generating the IRIG-B signal; this equipment may use a GPS satellite system to obtain the time reference so that devices at different geographic locations can also be synchronized.





Figure 3–22: IRIG-B CONNECTION

The IRIG-B repeater provides an amplified DC-shift IRIG-B signal to other equipment. By using one IRIG-B serial connection, several UR-series relays can be synchronized. The IRIG-B repeater has a bypass function to maintain the time signal even when a relay in the series is powered down.



The L90 relay requires a special communications module which is plugged into slot "W" for horizontal-mounting units or slot "R" for vertical-mounting units. This module is available in several varieties. Relay-to-relay channel communication is not the same as the 10Base-F interface (available as an option with the CPU module). Channel communication is used for sharing data among relays.

Table 3–3: CHANNEL COMMUNICATION OPTIONS

MODULE	SPECIFICATION
2A	C37.94SM, 1300 nm, single-mode, ELED, 1 channel single-mode
2B	C37.94SM, 1300 nm, single-mode, ELED, 2 channel single-mode
7A	820 nm, multi-mode, LED, 1 channel
7B	1300 nm, multi-mode, LED, 1 channel
7C	1300 nm, single-mode, ELED, 1 channel
7D	1300 nm, single-mode, LASER, 1 channel
7E	Channel 1: G.703, Channel 2: 820 nm, multi-mode
7F	Channel 1: G.703, Channel 2: 1300 nm, multi-mode
7G	Channel 1: G.703, Channel 2: 1300 nm, single-mode ELED
7H	820 nm, multi-mode, LED, 2 channels
71	1300 nm, multi-mode, LED, 2 channels
7J	1300 nm, single-mode, ELED, 2 channels
7K	1300 nm, single-mode, LASER, 2 channels
7L	Channel 1: RS422, Channel: 820 nm, multi-mode, LED
7M	Channel 1: RS422, Channel 2: 1300 nm, multi-mode, LED
7N	Channel 1: RS422, Channel 2: 1300 nm, single-mode, ELED
7P	Channel 1: RS422, Channel 2: 1300 nm, single-mode, LASER
7Q	Channel 1: G.703, Channel 2: 1300 nm, single-mode, LASER
7R	G.703, 1 channel
7S	G.703, 2 channels
7T	RS422, 1 channel
7W	RS422, 2 channels
72	1550 nm, single-mode, LASER, 1 channel
73	1550 nm, single-mode, LASER, 2 channels
74	Channel 1 - RS422; Channel 2 - 1550 nm, single-mode, LASER
75	Channel 1 - G.703; Channel 2 - 1550 nm, single-mode, LASER
76	IEEE C37.94, 820 nm, multi-mode, LED, 1 channel
77	IEEE C37.94, 820 nm, multi-mode, LED, 2 channels

The above table shows the various channel communication interfaces available for the L90 relay. All of the fiber modules use ST type connectors. For two-terminal applications, each L90 relay requires at least one communications channel.



The current differential function must be "Enabled" for the communications module to work. Refer to SET-TINGS ⇔⊕ GROUPED ELEMENTS ⇔ LINE DIFFERENTIAL ⇔ CURRENT DIFFERENTIAL menu.




The fiber optic modules (7A to 7W) are designed for back-to-back connections of L90 relays only. For connections to higher-order systems, use the 72 to 77 modules or the 2A/2B modules.



3.3 DIRECT INPUT/OUTPUT COMMUNICATIONS


3 HARDWARE

3.3.2 FIBER: LED AND ELED TRANSMITTERS



3.3.3 FIBER-LASER TRANSMITTERS

The following figure shows the configuration for the 72, 73, 7D, and 7K fiber-laser module.





When using a LASER Interface, attenuators may be necessary to ensure that you do <u>not</u> exceed Maximum Optical Input Power to the receiver.

a) **DESCRIPTION**

The following figure shows the 64K ITU G.703 co-directional interface configuration.



The G.703 module is fixed at 64 kbps only. The SETTINGS ⇒ PRODUCT SETUP ⇒ ⊕ DIRECT I/O ⇒ ⊕ DIRECT I/O DATA RATE setting is not applicable to this module.

AWG 24 twisted shielded pair is recommended for external connections, with the shield grounded only at one end. Connecting the shield to Pin X1a or X6a grounds the shield since these pins are internally connected to ground. Thus, if Pin X1a or X6a is used, do not ground at the other end. This interface module is protected by surge suppression devices.

zв		Shld.	X1a
		Tx –	X 1b
	G.703 CHANNEL 1	Rx –	X2a
		Tx +	X2b
		Rx +	X3a
	SURGE	÷	X3b
	G.703 CHANNEL 2	Shld.	X6a
		Tx –	X6b
		Rx –	X7a
COMM.	OTTAININE 2	Tx +	X7b
		Rx +	X8a
5	SURGE	÷	X8b
		2-X1.CDF	

Figure 3–26: G.703 INTERFACE CONFIGURATION

The following figure shows the typical pin interconnection between two G.703 interfaces. For the actual physical arrangement of these pins, see the Rear Terminal Assignments section earlier in this chapter. All pin interconnections are to be maintained for a connection to a multiplexer.

¥	Shld.	X1a	 X1a	Shld.		Я
	Tx -	X 1b	X1b	Tx -		-
G.703 CHANNEL 1	Rx -	X2a	X2a	Rx -	G.703 CHANNEL 1	
	Tx +	X2b	 X2b	Tx +		
	Rx +	X3a	X3a	Rx +		
SURGE	+	X3b	X3b	÷	SURGE	
	Shld.	X6a	X6a	Shld.		
	Tx -	X6b	X6b	Tx -		
G.703 CHANNEL 2	Rx -	X7a	X7a	Rx -	G.703 CHANNEL 2	5
CHANNEL 2	Tx +	X7b	X7b	Tx +		COMM
8	Rx +	X8a	X8a	Rx +		5
SURGE	÷	X8b	X8b	÷	SURGE	
					831727A2.0	CD





Pin nomenclature may differ from one manufacturer to another. Therefore, it is not uncommon to see pinouts numbered TxA, TxB, RxA and RxB. In such cases, it can be assumed that "A" is equivalent to "+" and "B" is equivalent to "-".

b) G.703 SELECTION SWITCH PROCEDURES

1. Remove the G.703 module (7R or 7S):

The ejector/inserter clips located at the top and at the bottom of each module, must be pulled simultaneously in order to release the module for removal. Before performing this action, **control power must be removed from the relay**. The original location of the module should be recorded to help ensure that the same or replacement module is inserted into the correct slot.

- 2. Remove the module cover screw.
- 3. Remove the top cover by sliding it towards the rear and then lift it upwards.
- 4. Set the Timing Selection Switches (Channel 1, Channel 2) to the desired timing modes.
- 5. Replace the top cover and the cover screw.

3.3 DIRECT INPUT/OUTPUT COMMUNICATIONS

3 HARDWARE

6. Re-insert the G.703 module Take care to ensure that the correct module type is inserted into the correct slot position. The ejector/inserter clips located at the top and at the bottom of each module must be in the disengaged position as the module is smoothly inserted into the slot. Once the clips have cleared the raised edge of the chassis, engage the clips simultaneously. When the clips have locked into position, the module will be fully inserted.




Figure 3–28: G.703 TIMING SELECTION SWITCH SETTING

Table 3-4:	G.703	TIMING	SEL	ECTIONS
------------	-------	--------	-----	---------

SWITCHES	FUNCTION
S1	$OFF \rightarrow Octet Timing Disabled ON \rightarrow Octet Timing 8 kHz$
S5 and S6	S5 = OFF and S6 = OFF \rightarrow Loop Timing Mode S5 = ON and S6 = OFF \rightarrow Internal Timing Mode S5 = OFF and S6 = ON \rightarrow Minimum Remote Loopback Mode S5 = ON and S6 = ON \rightarrow Dual Loopback Mode

c) OCTET TIMING (SWITCH S1)


If Octet Timing is enabled (ON), this 8 kHz signal will be asserted during the violation of Bit 8 (LSB) necessary for connecting to higher order systems. When L90s are connected back to back, Octet Timing should be disabled (OFF).

d) TIMING MODES (SWITCHES S5 AND S6)

There are two timing modes for the G.703 module: internal timing mode and loop timing mode (default).

- Internal Timing Mode: The system clock is generated internally. Therefore, the G.703 timing selection should be in the Internal Timing Mode for back-to-back (UR-to-UR) connections. For back-to-back connections, set for Octet Timing (S1 = OFF) and Timing Mode = Internal Timing (S5 = ON and S6 = OFF).
- Loop Timing Mode: The system clock is derived from the received line signal. Therefore, the G.703 timing selection should be in Loop Timing Mode for connections to higher order systems. For connection to a higher order system (UR-to-multiplexer, factory defaults), set to Octet Timing (S1 = ON) and set Timing Mode = Loop Timing (S5 = OFF and S6 = OFF).

The switch settings for the internal and loop timing modes are shown below:




842752A1.C

e) TEST MODES (SWITCHES S5 AND S6)


MINIMUM REMOTE LOOPBACK MODE:

In Minimum Remote Loopback mode, the multiplexer is enabled to return the data from the external interface without any processing to assist in diagnosing G.703 Line Side problems irrespective of clock rate. Data enters from the G.703 inputs, passes through the data stabilization latch which also restores the proper signal polarity, passes through the multiplexer and then returns to the transmitter. The Differential Received Data is processed and passed to the G.703 Transmitter module after which point the data is discarded. The G.703 Receiver module is fully functional and continues to process data and passes it to the Differential Manchester Transmitter module. Since timing is returned as it is received, the timing source is expected to be from the G.703 line side of the interface.



DUAL LOOPBACK MODE:

In Dual Loopback Mode, the multiplexers are active and the functions of the circuit are divided into two with each receiver/ transmitter pair linked together to deconstruct and then reconstruct their respective signals. Differential Manchester data enters the Differential Manchester Receiver module and then is returned to the Differential Manchester Transmitter module. Likewise, G.703 data enters the G.703 Receiver module and is passed through to the G.703 Transmitter module to be returned as G.703 data. Because of the complete split in the communications path and because, in each case, the clocks are extracted and reconstructed with the outgoing data, in this mode there must be two independent sources of timing. One source lies on the G.703 line side of the interface while the other lies on the Differential Manchester side of the interface.



a) **DESCRIPTION**

The following figure shows the RS422 2-terminal interface configuration at 64 kbps. AWG 24 twisted shielded pair is recommended for external connections. This interface module is protected by surge suppression devices which optically isolated.

SHIELD TERMINATION

The shield pins (6a and 7b) are internally connected to the ground pin (8a). Proper shield termination is as follows:

Site 1: Terminate shield to pins 6a and/or 7b; Site 2: Terminate shield to 'COM' pin 2b.

The clock terminating impedance should match the impedance of the line.

W3b	Tx -		2
W3a	Rx -	RS422	5
W2a	Tx +	CHANNEL 1	>
W4b	Rx +	ONAMILE	
W6a	Shld.		
W5b	Tx -		
W5a	Rx -	DO 100	
W4a	Tx +	RS422 CHANNEL 2	
W6b	Rx +	CHAININEL 2	
W7b	Shld.		
W7a	+	01.001/	
W8b		CLOCK	
W2b	com		
W8a	÷	SURGE	
		50.000 000	
		RS422.CDR	

p/o 827831A6.CDR

Figure 3–29: RS422 INTERFACE CONFIGURATION

The following figure shows the typical pin interconnection between two RS422 interfaces. All pin interconnections are to be maintained for a connection to a multiplexer.




Figure 3–30: TYPICAL PIN INTERCONNECTION BETWEEN TWO RS422 INTERFACES

b) TWO CHANNEL APPLICATIONS VIA MULTIPLEXERS

The RS422 Interface may be used for single or two channel applications over SONET/SDH and/or multiplexed systems. When used in single channel applications, the RS422 interface links to higher order systems in a typical fashion observing transmit (Tx), receive (Rx), and send timing (ST) connections. However, when used in two channel applications, certain criteria must be followed since there is one clock input for the two RS422 channels. The system will function correctly if the following connections are observed and your data module has a terminal timing feature. Terminal timing is a common feature to most synchronous data units that allows the module to accept timing from an external source. Using the terminal timing feature, two channel applications can be achieved if these connections are followed: The send timing outputs from the multiplexer (data module 1), will connect to the Clock inputs of the UR–RS422 interface in the usual fashion. In addition, the send timing outputs of data module 1 will also be paralleled to the terminal timing inputs of data module 2. By using this configuration, the timing for both data modules and both UR–RS422 channels will be derived from a single clock source. As a result, data sampling for both of the UR–RS422 channels will be synchronized via the send timing leads on data module 1 as shown below. If the terminal timing feature is not available or this type of connection is not desired, the G.703 interface is a viable option that does not impose timing restrictions.




Figure 3–31: TIMING CONFIGURATION FOR RS422 TWO-CHANNEL, 3-TERMINAL APPLICATION

Data module 1 provides timing to the L90 RS422 interface via the ST(A) and ST(B) outputs. Data module 1 also provides timing to data module 2 TT(A) and TT(B) inputs via the ST(A) and AT(B) outputs. The data module pin numbers have been omitted in the figure above since they may vary depending on the manufacturer.

c) TRANSIT TIMING

The RS422 Interface accepts one clock input for Transmit Timing. It is important that the rising edge of the 64 kHz Transmit Timing clock of the Multiplexer Interface is sampling the data in the center of the Transmit Data window. Therefore, it is important to confirm Clock and Data Transitions to ensure Proper System Operation. For example, the following figure shows the positive edge of the Tx Clock in the center of the Tx Data bit.




Figure 3–32: CLOCK AND DATA TRANSITIONS

GE Multilin

d) RECEIVE TIMING

The RS422 Interface utilizes NRZI-MARK Modulation Code and; therefore, does not rely on an Rx Clock to recapture data. NRZI-MARK is an edge-type, invertible, self-clocking code.

To recover the Rx Clock from the data-stream, an integrated DPLL (Digital Phase Lock Loop) circuit is utilized. The DPLL is driven by an internal clock, which is over-sampled 16X, and uses this clock along with the data-stream to generate a data clock that can be used as the SCC (Serial Communication Controller) receive clock.

3.3.6 RS422 AND FIBER INTERFACE

The following figure shows the combined RS422 plus Fiber interface configuration at 64K baud. The 7L, 7M, 7N, 7P, and 74 modules are used in 2-terminal with a redundant channel or 3-terminal configurations where Channel 1 is employed via the RS422 interface (possibly with a multiplexer) and Channel 2 via direct fiber.

AWG 24 twisted shielded pair is recommended for external RS422 connections and the shield should be grounded only at one end. For the direct fiber channel, power budget issues should be addressed properly.



When using a LASER Interface, attenuators may be necessary to ensure that you do not exceed Maximum Optical Input Power to the receiver.

$\sim 1a$	+	CLOCK	74
$\sim 1b$	Ι	(CHNL.1)	σ
~2b	com		and
~2a	Tx1+		Ъ,
~3a F	7x1–	50400	~7L,M,N,P
~3b	Tx1—	RS422 CHNL.1	7,
~4b	7×1+	CHINE. I	S
~6a	Shld.		
(Tx2)	(Rx2)	FIBER	V
\bigcirc	\bigcirc	CHNL.2	COMM
~8a		SURGE	8
		L907LNMP.CD	R

0 827831AE.DWG

Figure 3–33: RS422 AND FIBER INTERFACE CONNECTION

Connections shown above are for multiplexers configured as DCE (Data Communications Equipment) units.

3.3.7 G.703 AND FIBER INTERFACE

The figure below shows the combined G.703 plus Fiber interface configuration at 64K baud. The 7E, 7F, 7G, 7Q, and 75 modules are used in configurations where Channel 1 is employed via the G.703 interface (possibly with a multiplexer) and Channel 2 via direct fiber. AWG 24 twisted shielded pair is recommended for external G.703 connections connecting the shield to Pin 1A at one end only. For the direct fiber channel, power budget issues should be addressed properly. See previous sections for more details on the G.703 and Fiber interfaces.



When using a LASER Interface, attenuators may be necessary to ensure that you do <u>not</u> exceed Maximum Optical Input Power to the receiver.

X1a X1b X2a X2b X3a	Tx - Rx - Tx +	G.703 CHANNEL 1	'E, F, G and Q
X3b 🛓		SURGE	Ś
(Tx2) (Rx2)		FIBER CHANNEL 2	

Figure 3–34: G.703 AND FIBER INTERFACE CONNECTION


3.3.8 IEEE C37.94 INTERFACE

The UR-series IEEE C37.94 communication modules (76 and 77) are designed to interface with IEEE C37.94 compliant digital multiplexers and/or an IEEE C37.94 compliant interface converter for use with L90 and L90 direct inputs/outputs on version 3.20 and direct input/output applications for firmware revisions 3.30 and higher. The IEEE C37.94 standard defines a point-to-point optical link for synchronous data between a multiplexer and a teleprotection device. This data is typically 64 kbps, but the standard provides for speeds up to 64n kbps, where n = 1, 2, ..., 12. The UR-series C37.94 communication module is 64 kbps only with n fixed at 1. The frame is a valid International Telecommunications Union (ITU-T) recommended G.704 pattern from the standpoint of framing and data rate. The frame is 256 bits and is repeated at a frame rate of 8000 Hz, with a resultant bit rate of 2048 kbps.


The specifications for the module are as follows:

IEEE standard: C37.94 for 1 \times 64 kbps optical fiber interface Fiber optic cable type: 50 mm or 62.5 mm core diameter optical fiber Fiber optic mode: multi-mode Fiber optic cable length: up to 2 km Fiber optic connector: type ST Wavelength: 830 ±40 nm Connection: as per all fiber optic connections, a Tx to Rx connection is required.


The UR-series C37.94 communication module can be connected directly to any compliant digital multiplexer that supports the IEEE C37.94 standard as shown below.



The UR-series C37.94 communication module can be connected to the electrical interface (G.703, RS422, or X.21) of a non-compliant digital multiplexer via an optical-to-electrical interface converter that supports the IEEE C37.94 standard, as shown below.



The UR-series C37.94 communication module has six (6) switches that are used to set the clock configuration. The functions of these control switches is shown below.



For the Internal Timing Mode, the system clock is generated internally. Therefore, the timing switch selection should be Internal Timing for Relay 1 and Loop Timed for Relay 2. There must be only one timing source configured.

For the Looped Timing Mode, the system clock is derived from the received line signal. Therefore, the timing selection should be in Loop Timing Mode for connections to higher order systems.

The C37.94 communications module cover removal procedure is as follows:

1. Remove the C37.94 module (76 or 77):

The ejector/inserter clips located at the top and at the bottom of each module, must be pulled simultaneously in order to release the module for removal. Before performing this action, **control power must be removed from the relay**. The original location of the module should be recorded to help ensure that the same or replacement module is inserted into the correct slot.

- 2. Remove the module cover screw.
- 3. Remove the top cover by sliding it towards the rear and then lift it upwards.
- 4. Set the Timing Selection Switches (Channel 1, Channel 2) to the desired timing modes (see description above).
- 5. Replace the top cover and the cover screw.
- 6. Re-insert the C37.94 module Take care to ensure that the correct module type is inserted into the correct slot position. The ejector/inserter clips located at the top and at the bottom of each module must be in the disengaged position as the module is smoothly inserted into the slot. Once the clips have cleared the raised edge of the chassis, engage the clips simultaneously. When the clips have locked into position, the module will be fully inserted.




Figure 3–35: IEEE C37.94 TIMING SELECTION SWITCH SETTING

3.3.9 C37.94SM INTERFACE

The UR-series C37.94SM communication modules (2A and 2B) are designed to interface with modified IEEE C37.94 compliant digital multiplexers and/or IEEE C37.94 compliant interface converters that have been converted from 820 nm multimode fiber optics to 1300 nm ELED single-mode fiber optics. The IEEE C37.94 standard defines a point-to-point optical link for synchronous data between a multiplexer and a teleprotection device. This data is typically 64 kbps, but the standard provides for speeds up to 64*n* kbps, where n = 1, 2, ..., 12. The UR-series C37.94SM communication module is 64 kbps only with *n* fixed at 1. The frame is a valid International Telecommunications Union (ITU-T) recommended G.704 pattern from the standpoint of framing and data rate. The frame is 256 bits and is repeated at a frame rate of 8000 Hz, with a resultant bit rate of 2048 kbps.

The specifications for the module are as follows:


Emulated IEEE standard: emulates C37.94 for 1×64 kbps optical fiber interface (modules set to n = 1 or 64 kbps) Fiber optic cable type: 9/125 μ m core diameter optical fiber

Fiber optic mode: single-mode, ELED compatible with HP HFBR-1315T transmitter and HP HFBR-2316T receiver Fiber optic cable length: up to 10 km


Fiber optic connector: type ST Wavelength: 1300 ±40 nm

Connection: as per all fiber optic connections, a Tx to Rx connection is required.


The UR-series C37.94SM communication module can be connected **directly** to any compliant digital multiplexer that supports C37.94SM as shown below.



It can also can be connected directly to any other UR-series relay with a C37.94SM module as shown below.



The UR-series C37.94SM communication module has six (6) switches that are used to set the clock configuration. The functions of these control switches is shown below.



Loop Timing Mode (Factory Default)				
	3	4	5	6

842753A1.CDR

For the Internal Timing Mode, the system clock is generated internally. Therefore, the timing switch selection should be Internal Timing for Relay 1 and Loop Timed for Relay 2. There must be only one timing source configured.

For the Looped Timing Mode, the system clock is derived from the received line signal. Therefore, the timing selection should be in Loop Timing Mode for connections to higher order systems.

The C37.94SM communications module cover removal procedure is as follows:

1. Remove the C37.94SM module (modules 2A or 2B):

3 HARDWARE

The ejector/inserter clips located at the top and at the bottom of each module, must be pulled simultaneously in order to release the module for removal. Before performing this action, **control power must be removed from the relay**. The original location of the module should be recorded to help ensure that the same or replacement module is inserted into the correct slot.

- 2. Remove the module cover screw.
- 3. Remove the top cover by sliding it towards the rear and then lift it upwards.
- 4. Set the Timing Selection Switches (Channel 1, Channel 2) to the desired timing modes (see description above).
- 5. Replace the top cover and the cover screw.
- 6. Re-insert the C37.94SM module Take care to ensure that the correct module type is inserted into the correct slot position. The ejector/inserter clips located at the top and at the bottom of each module must be in the disengaged position as the module is smoothly inserted into the slot. Once the clips have cleared the raised edge of the chassis, engage the clips simultaneously. When the clips have locked into position, the module will be fully inserted.




Figure 3–36: C37.94SM TIMING SELECTION SWITCH SETTING

4.1.1 INTRODUCTION

The EnerVista UR Setup software provides a graphical user interface (GUI) as one of two human interfaces to a UR device. The alternate human interface is implemented via the device's faceplate keypad and display (see Faceplate Interface section in this chapter).

The EnerVista UR Setup software provides a single facility to configure, monitor, maintain, and trouble-shoot the operation of relay functions, connected over local or wide area communication networks. It can be used while disconnected (i.e. offline) or connected (i.e. on-line) to a UR device. In off-line mode, settings files can be created for eventual downloading to the device. In on-line mode, you can communicate with the device in real-time.

The EnerVista UR Setup software, provided with every L90 relay, can be run from any computer supporting Microsoft Windows[®] 95, 98, NT, 2000, ME, and XP. This chapter provides a summary of the basic EnerVista UR Setup software interface features. The EnerVista UR Setup Help File provides details for getting started and using the EnerVista UR Setup software interface.

4.1.2 CREATING A SITE LIST

To start using the EnerVista UR Setup software, a site definition and device definition must first be created. See the EnerVista UR Setup Help File or refer to the *Connecting EnerVista UR Setup with the L90* section in Chapter 1 for details.

4.1.3 ENERVISTA UR SETUP OVERVIEW

a) ENGAGING A DEVICE

The EnerVista UR Setup software may be used in on-line mode (relay connected) to directly communicate with a UR relay. Communicating relays are organized and grouped by communication interfaces and into sites. Sites may contain any number of relays selected from the UR product series.

b) USING SETTINGS FILES

The EnerVista UR Setup software interface supports three ways of handling changes to relay settings:

- In off-line mode (relay disconnected) to create or edit relay settings files for later download to communicating relays.
- While connected to a communicating relay to directly modify any relay settings via relay data view windows, and then save the settings to the relay.
- You can create/edit settings files and then write them to the relay while the interface is connected to the relay.

Settings files are organized on the basis of file names assigned by the user. A settings file contains data pertaining to the following types of relay settings:

- Device Definition
- Product Setup
- System Setup
- FlexLogic[™]
- Grouped Elements
- Control Elements
- Inputs/Outputs
- Testing

Factory default values are supplied and can be restored after any changes.

c) CREATING AND EDITING FLEXLOGIC™

You can create or edit a FlexLogic[™] equation in order to customize the relay. You can subsequently view the automatically generated logic diagram.

d) VIEWING ACTUAL VALUES

You can view real-time relay data such as input/output status and measured parameters.

e) VIEWING TRIGGERED EVENTS

While the interface is in either on-line or off-line mode, you can view and analyze data generated by triggered specified parameters, via one of the following:

- Event Recorder facility: The event recorder captures contextual data associated with the last 1024 events, listed in chronological order from most recent to oldest.
- **Oscillography facility:** The oscillography waveform traces and digital states are used to provide a visual display of power system and relay operation data captured during specific triggered events.

f) FILE SUPPORT

- **Execution:** Any EnerVista UR Setup file which is double clicked or opened will launch the application, or provide focus to the already opened application. If the file was a settings file (has a URS extension) which had been removed from the Settings List tree menu, it will be added back to the Settings List tree menu.
- Drag and Drop: The Site List and Settings List control bar windows are each mutually a drag source and a drop target for device-order-code-compatible files or individual menu items. Also, the Settings List control bar window and any Windows Explorer directory folder are each mutually a file drag source and drop target.

New files which are dropped into the Settings List window are added to the tree which is automatically sorted alphabetically with respect to settings file names. Files or individual menu items which are dropped in the selected device menu in the Site List window will automatically be sent to the on-line communicating device.

g) UR FIRMWARE UPGRADES

The firmware of a L90 device can be upgraded, locally or remotely, via the EnerVista UR Setup software. The corresponding instructions are provided by the EnerVista UR Setup Help file under the topic "Upgrading Firmware".



Modbus addresses assigned to firmware modules, features, settings, and corresponding data items (i.e. default values, minimum/maximum values, data type, and item size) may change slightly from version to version of firmware. The addresses are rearranged when new features are added or existing features are enhanced or modified. The **EEPROM DATA ERROR** message displayed after upgrading/downgrading the firmware is a resettable, self-test message intended to inform users that the Modbus addresses have changed with the upgraded firmware. This message does not signal any problems when appearing after firmware upgrades.

4 HUMAN INTERFACES

4.1 ENERVISTA UR SETUP SOFTWARE INTERFACE

4.1.4 ENERVISTA UR SETUP MAIN WINDOW

The EnerVista UR Setup software main window supports the following primary display components:

- a. Title bar which shows the pathname of the active data view
- b. Main window menu bar
- c. Main window tool bar
- d. Site List control bar window
- e. Settings List control bar window
- f. Device data view window(s), with common tool bar
- g. Settings File data view window(s), with common tool bar
- h. Workspace area with data view tabs
- i. Status bar




Figure 4–1: ENERVISTA UR SETUP SOFTWARE MAIN WINDOW

The keypad/display/LED interface is one of two alternate human interfaces supported. The other alternate human interface is implemented via the EnerVista UR Setup software. The faceplate interface is available in two configurations: horizontal or vertical. The faceplate interface consists of several functional panels.

The faceplate is hinged to allow easy access to the removable modules. There is also a removable dust cover that fits over the faceplate which must be removed in order to access the keypad panel. The following two figures show the horizontal and vertical arrangement of faceplate panels.





Figure 4–3: UR-SERIES VERTICAL FACEPLATE PANELS

4

a) LED PANEL 1

This panel provides several LED indicators, several keys, and a communications port. The RESET key is used to reset any latched LED indicator or target message, once the condition has been cleared (these latched conditions can also be reset via the **SETTINGS** \Rightarrow **INPUT/OUTPUTS** \Rightarrow **RESETTING** menu). The USER keys are used by the Breaker Control feature. The RS232 port is intended for connection to a portable PC.





STATUS INDICATORS:

- **IN SERVICE**: Indicates that control power is applied; all monitored inputs/outputs and internal systems are OK; the relay has been programmed.
- **TROUBLE**: Indicates that the relay has detected an internal problem.
- **TEST MODE**: Indicates that the relay is in test mode.
- **TRIP**: Indicates that the selected FlexLogic[™] operand serving as a Trip switch has operated. This indicator always latches; the RESET command must be initiated to allow the latch to be reset.
- ALARM: Indicates that the selected FlexLogic[™] operand serving as an Alarm switch has operated. This indicator is never latched.
- **PICKUP**: Indicates that an element is picked up. This indicator is never latched.

EVENT CAUSE INDICATORS:

These indicate the input type that was involved in a condition detected by an element that is operated or has a latched flag waiting to be reset.

- VOLTAGE: Indicates voltage was involved.
- CURRENT: Indicates current was involved.
- FREQUENCY: Indicates frequency was involved.
- **OTHER**: Indicates a composite function was involved.
- **PHASE A**: Indicates Phase A was involved.
- PHASE B: Indicates Phase B was involved.
- **PHASE C**: Indicates Phase C was involved.
- **NEUTRAL/GROUND**: Indicates neutral or ground was involved.

b) LED PANELS 2 AND 3

These panels provide 48 amber LED indicators whose operation is controlled by the user. Support for applying a customized label beside every LED is provided.

User customization of LED operation is of maximum benefit in installations where languages other than English are used to communicate with operators. Refer to the User-Programmable LEDs section in Chapter 5 for the settings used to program the operation of the LEDs on these panels.

03LH-FHOG	RAMMABLE LEDS	
(1)	(9)	(17)
(2)	(10)	(18)
(3)	(11)	(19)
(4)	(12)	(20)
(5)	(13)	(21)
(6)	(14)	(22)
(7)	(15)	(23)
(8)	(16)	(24)

(25)	(33)	(41)
(26)	(34)	(42)
(27)	(35)	(43)
(28)	(36)	(44)
(29)	(37)	(45)
(30)	(38)	(46)
(31)	(39)	(47)
(32)	(40)	(48)

c) DEFAULT LABELS FOR LED PANEL 2

The default labels are intended to represent:

- **GROUP 1...6**: The illuminated GROUP is the active settings group.
- BREAKER n OPEN: The breaker is open.
- BREAKER n CLOSED: The breaker is closed.
- BREAKER n TROUBLE: A problem related to the breaker has been detected.
- SYNCHROCHECK NO n IN-SYNCH: Voltages have satisfied the synchrocheck element.
- **RECLOSE ENABLED**: The recloser is operational.
- **RECLOSE DISABLED**: The recloser is not operational.
- RECLOSE IN PROGRESS: A reclose operation is in progress.
- RECLOSE LOCKED OUT: The recloser is not operational and requires a reset.

Firmware revisions 2.9x and earlier support eight user setting groups; revisions 3.0x and higher support six setting groups. For convenience of users using earlier firmware revisions, the relay panel shows eight setting groups. Please note that the LEDs, despite their default labels, are fully user-programmable.

The relay is shipped with the default label for the LED panel 2. The LEDs, however, are not pre-programmed. To match the pre-printed label, the LED settings must be entered as shown in the *User-Programmable LEDs* section of Chapter 5. The LEDs are fully user-programmable. The default labels can be replaced by user-printed labels for both panels as explained in the following section.

SETTINGS IN USE	BREAKER 1	SYNCHROCHECK
GROUP 1	OPEN	NO1 IN-SYNCH
GROUP 2	CLOSED	NO2 IN-SYNCH
GROUP 3	TROUBLE	
GROUP 4		RECLOSE
GROUP 5	BREAKER 2	ENABLED
GROUP 6	OPEN	DISABLED
GROUP 7	CLOSED	IN PROGRESS
GROUP 8	TROUBLE	LOCKED OUT

Figure 4-6: LED PANEL 2 (DEFAULT LABELS)


d) CUSTOM LABELING OF LEDS

Custom labeling of an LED-only panel is facilitated through a Microsoft Word file available from the following URL:

http://www.GEindustrial.com/multilin/support/ur/

This file provides templates and instructions for creating appropriate labeling for the LED panel. The following procedures are contained in the downloadable file. The panel templates provide relative LED locations and located example text (x) edit boxes. The following procedure demonstrates how to install/uninstall the custom panel labeling.

1. Remove the clear Lexan Front Cover (GE Multilin Part Number: 1501-0014).



Pop out the LED Module and/or the Blank Module with a screwdriver as shown below. Be careful not to damage the plastic.

_			
	(LED MODULE)	(BLANK MODULE)	
N transmarks * 19			

- 3. Place the left side of the customized module back to the front panel frame, then snap back the right side.
- 4. Put the clear Lexan Front Cover back into place.

e) CUSTOMIZING THE DISPLAY MODULE

The following items are required to customize the L90 display module:

- Black and white or color printer (color preferred).
- Microsoft Word 97 or later software for editing the template.
- 1 each of: 8.5" x 11" white paper, exacto knife, ruler, custom display module (GE Multilin Part Number: 1516-0069), and a custom module cover (GE Multilin Part Number: 1502-0015).
- 1. Open the LED panel customization template with Microsoft Word. Add text in places of the LED x text placeholders on the template(s). Delete unused place holders as required.
- 2. When complete, save the Word file to your local PC for future use.
- 3. Print the template(s) to a local printer.
- 4. From the printout, cut-out the Background Template from the three windows, using the cropmarks as a guide.
- 5. Put the Background Template on top of the custom display module (GE Multilin Part Number: 1513-0069) and snap the clear custom module cover (GE Multilin Part Number: 1502-0015) over it and the templates.

4

4.2.3 DISPLAY

All messages are displayed on a 2×20 character vacuum fluorescent display to make them visible under poor lighting conditions. An optional liquid crystal display (LCD) is also available. Messages are displayed in English and do not require the aid of an instruction manual for deciphering. While the keypad and display are not actively being used, the display will default to defined messages. Any high priority event driven message will automatically override the default message and appear on the display.

4.2.4 KEYPAD

Display messages are organized into 'pages' under the following headings: Actual Values, Settings, Commands, and Targets. The key navigates through these pages. Each heading page is broken down further into logical subgroups.

The \bigcirc MESSAGE \bigcirc keys navigate through the subgroups. The \bigcirc VALUE \bigcirc keys scroll increment or decrement numerical setting values when in programming mode. These keys also scroll through alphanumeric values in the text edit mode. Alternatively, values may also be entered with the numeric keypad.

The key initiates and advance to the next character in text edit mode or enters a decimal point. The **HELP** key may be pressed at any time for context sensitive help messages. The **ENTER** key stores altered setting values.

4.2.5 BREAKER CONTROL

a) **DESCRIPTION**

The L90 can interface with associated circuit breakers. In many cases the application monitors the state of the breaker, which can be presented on faceplate LEDs, along with a breaker trouble indication. Breaker operations can be manually initiated from faceplate keypad or automatically initiated from a FlexLogic[™] operand. A setting is provided to assign names to each breaker; this user-assigned name is used for the display of related flash messages. These features are provided for two breakers; the user may use only those portions of the design relevant to a single breaker, which must be breaker No. 1.

For the following discussion it is assumed the SETTINGS \Rightarrow \Downarrow SYSTEM SETUP \Rightarrow \Downarrow BREAKERS \Rightarrow BREAKER n \Rightarrow BREAKER FUNCTION setting is "Enabled" for each breaker.

b) CONTROL MODE SELECTION AND MONITORING

Installations may require that a breaker is operated in the three-pole only mode (3-Pole), or in the one and three-pole (1-Pole) mode, selected by setting. If the mode is selected as 3-pole, a single input tracks the breaker open or closed position. If the mode is selected as 1-Pole, all three breaker pole states must be input to the relay. These inputs must be in agreement to indicate the position of the breaker.

For the following discussion it is assumed the SETTINGS \Rightarrow \$ SYSTEM SETUP \Rightarrow \$ BREAKERS \Rightarrow BREAKER $n \Rightarrow$ \$ BREAKER $n \Rightarrow$ BREAKER BREAKER $n \Rightarrow$ BREAKER BREAKER B

c) USER KEY CONTROL

After the 30 minute interval during which command functions are permitted after a correct command password, the user cannot open or close a breaker via the keypad. The following discussions begin from the not-permitted state.

d) CONTROL OF TWO BREAKERS

For the following example setup, the symbol (Name) represents the user-programmed variable name.

For this application (setup shown below), the relay is connected and programmed for both breaker No. 1 and breaker No. 2. The USER 1 key performs the selection of which breaker is to be operated by the USER 2 and USER 3 keys. The USER 2 key is used to manually close the breaker and the USER 3 key is used to manually open the breaker.

4	нu	ΜΔΙ	N IN	ITE	RFA	CES
-	110					

ENTER COMMAND

PASSWORD	COMMAND PASSWORD is required; i.e. if COMMAND PASSWORD is enabled and no commands have been issued within the last 30 minutes.			
Press USER 1 To Select Breaker	This message appears if the correct password is entered or if none is required. This mes- sage will be maintained for 30 seconds or until the USER 1 key is pressed again.			
BKR1-(Name) SELECTED USER 2=CLS/USER 3=OP	This message is displayed after the USER 1 key is pressed for the second time. Three possible actions can be performed from this state within 30 seconds as per items (1), (2) and (3) below:			
(1) USER 2 OFF/ON	If the USER 2 key is pressed, this message appears for 20 seconds. If the USER 2 key is			

pressed again within that time, a signal is created that can be programmed to operate an output relay to close breaker No. 1.

This message appears when the USER 1, USER 2, or USER 3 key is pressed and a

(2)					
USER	3 OFF/ON	1			
To Open	BKR1-(Name)	h			
		-,			

To Close BKR1-(Name)

If the USER 3 key is pressed, this message appears for 20 seconds. If the USER 3 key is pressed again within that time, a signal is created that can be programmed to operate an output relay to open breaker No. 1.

(3)

BKR2-(Name) SELECTED

USER 2=CLS/USER 3=OP

If the USER 1 key is pressed at this step, this message appears showing that a different breaker is selected. Three possible actions can be performed from this state as per (1), (2) and (3). Repeatedly pressing the USER 1 key alternates between available breakers. Pressing keys other than USER 1, 2 or 3 at any time aborts the breaker control function.

e) CONTROL OF ONE BREAKER


For this application the relay is connected and programmed for breaker No. 1 only. Operation for this application is identical to that described for two breakers.

4.2.6 MENUS

4

a) NAVIGATION


Press the key to select the desired header display page (top-level menu). The header title appears momentarily followed by a header display page menu item. Each press of the MENU key advances through the main heading pages as illustrated below.



b) HIERARCHY

Δ

The setting and actual value messages are arranged hierarchically. The header display pages are indicated by double scroll bar characters (\blacksquare), while sub-header pages are indicated by single scroll bar characters (\blacksquare). The header display pages represent the highest level of the hierarchy and the sub-header display pages fall below this level. The MESSAGE \triangleq and \bigcirc keys move within a group of headers, sub-headers, setting values, or actual values. Continually pressing the MESSAGE \blacktriangleright key from a header display specific information for the header category. Conversely, continually pressing the \textcircled MESSAGE key from a setting value or actual value display returns to the header display.



a) ENTERING NUMERICAL DATA

Each numerical setting has its own minimum, maximum, and increment value associated with it. These parameters define what values are acceptable for a setting.

FLASH MESSAG TIME: 1.0 g		For example, select the SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow \clubsuit DISPLAY PROPERTIES \Rightarrow FLASH MESSAGE TIME setting.
4	().	
MINIMUM: 0	.5	Press the HELP key to view the minimum and maximum values. Press the HELP key
MAXIMUM: 10	0.0	again to view the next context sensitive help message.

Two methods of editing and storing a numerical setting value are available.

- 0 to 9 and
 (decimal point): The relay numeric keypad works the same as that of any electronic calculator. A number is entered one digit at a time. The leftmost digit is entered first and the rightmost digit is entered last. Pressing the MESSAGE (key or pressing the ESCAPE key, returns the original value to the display.
- **VALUE** : The VALUE key increments the displayed value by the step value, up to the maximum value allowed. While at the maximum value, pressing the VALUE key again will allow the setting selection to continue upward from the minimum value. The VALUE key decrements the displayed value by the step value, down to the minimum value. While at the minimum value, pressing the VALUE key again will allow the setting selection to continue downward from the maximum value.

FLASH MESSAGE	As an example, set the flash message time setting to 2.5 seconds. Press the appropriate
TIME: 2.5 s	numeric keys in the sequence "2 . 5". The display message will change as the digits are
л	being entered.

Until **ENTER** is pressed, editing changes are not registered by the relay. Therefore, press **ENTER** to store the new value in memory. This flash message will momentarily appear as confirmation of the storing process. Numerical values which contain decimal places will be rounded-off if more decimal place digits are entered than specified by the step value.

b) ENTERING ENUMERATION DATA

Enumeration settings have data values which are part of a set, whose members are explicitly defined by a name. A set is comprised of two or more members.

ACCESS	LEVEL:
Restric	cted

NEW SETTING HAS BEEN STORED

For example, the selections available for **ACCESS LEVEL** are "Restricted", "Command", "Setting", and "Factory Service".

Enumeration type values are changed using the VALUE keys. The VALUE \bigcirc key displays the next selection while the VALUE \bigcirc key displays the previous selection.

ACCESS LEVEL:	If the ACCESS LEVEL needs to be "Setting", press the VALUE keys until the proper selec-
Setting	tion is displayed. Press HELP at any time for the context sensitive help messages.
Л	-

NEW SETTING HAS BEEN STORED Changes are not registered by the relay until the **ENTER** key is pressed. Pressing **ENTER** stores the new value in memory. This flash message momentarily appears as confirmation of the storing process.

c) ENTERING ALPHANUMERIC TEXT

Text settings have data values which are fixed in length, but user-defined in character. They may be comprised of upper case letters, lower case letters, numerals, and a selection of special characters.

4.2 FACEPLATE INTERFACE

There are several places where text messages may be programmed to allow the relay to be customized for specific applications. One example is the Message Scratchpad. Use the following procedure to enter alphanumeric text messages.

For example: to enter the text, "Breaker #1"

- 1. Press to enter text edit mode.
- 2. Press the VALUE keys until the character 'B' appears; press to advance the cursor to the next position.
- 3. Repeat step 2 for the remaining characters: r,e,a,k,e,r, ,#,1.
- 4. Press **ENTER** to store the text.
- 5. If you have any problem, press **HELP** to view context sensitive help. Flash messages will sequentially appear for several seconds each. For the case of a text setting message, pressing **HELP** displays how to edit and store new values.

d) ACTIVATING THE RELAY


Not Programmed

RELAY SETTINGS:

When the relay is powered up, the Trouble LED will be on, the In Service LED off, and this message displayed, indicating the relay is in the "Not Programmed" state and is safeguarding (output relays blocked) against the installation of a relay whose settings have not been entered. This message remains until the relay is explicitly put in the "Programmed" state.

To change the RELAY SETTINGS: "Not Programmed" mode to "Programmed", proceed as follows:

- 1. Press the key until the SETTINGS header flashes momentarily and the SETTINGS PRODUCT SETUP message appears on the display.
- 2. Press the MESSAGE key until the **PASSWORD SECURITY** message appears on the display.
- 3. Press the MESSAGE 👿 key until the INSTALLATION message appears on the display.
- 4. Press the MESSAGE () key until the RELAY SETTINGS: Not Programmed message is displayed.



- After the RELAY SETTINGS: Not Programmed message appears on the display, press the VALUE keys change the selection to "Programmed".
- 6. Press the **ENTER** key.




7. When the "NEW SETTING HAS BEEN STORED" message appears, the relay will be in "Programmed" state and the In Service LED will turn on.

4 HUMAN INTERFACES

e) ENTERING INITIAL PASSWORDS

To enter the initial Setting (or Command) Password, proceed as follows:

- 1. Press the key until the SETTINGS header flashes momentarily and the SETTINGS PRODUCT SETUP message appears on the display.
- 2. Press the MESSAGE) key until the ACCESS LEVEL message appears on the display.
- 3. Press the MESSAGE result the CHANGE SETTING (or COMMAND) PASSWORD message appears on the display.



- 4. After the CHANGE...PASSWORD message appears on the display, press the VALUE (a) key or the VALUE (b) key to change the selection to "Yes".
- 5. Press the **ENTER** key and the display will prompt you to **ENTER NEW PASSWORD**.
- 6. Type in a numerical password (up to 10 characters) and press the **ENTER** key.
- 7. When the VERIFY NEW PASSWORD is displayed, re-type in the same password and press ENTER.



8. When the **NEW PASSWORD HAS BEEN STORED** message appears, your new Setting (or Command) Password will be active.

f) CHANGING EXISTING PASSWORD

To change an existing password, follow the instructions in the previous section with the following exception. A message will prompt you to type in the existing password (for each security level) before a new password can be entered.

In the event that a password has been lost (forgotten), submit the corresponding Encrypted Password from the **PASSWORD SECURITY** menu to the Factory for decoding.

g) INVALID PASSWORD ENTRY

In the event that an incorrect Command or Setting password has been entered via the faceplate interface three times within a three-minute time span, the LOCAL ACCESS DENIED FlexLogic[™] operand will be set to "On" and the L90 will not allow Settings or Command access via the faceplate interface for the next ten minutes. The **TOO MANY ATTEMPTS – BLOCKED FOR 10 MIN!** flash message will appear upon activation of the ten minute timeout or any other time a user attempts any change to the defined tier during the ten minute timeout. The LOCAL ACCESS DENIED FlexLogic[™] operand will be set to "Off" after the expiration of the ten-minute timeout.


In the event that an incorrect Command or Setting password has been entered via the any external communications interface three times within a three-minute time span, the REMOTE ACCESS DENIED FlexLogic[™] operand will be set to "On" and the L90 will not allow Settings or Command access via the any external communications interface for the next ten minutes. The REMOTE ACCESS DENIED FlexLogic[™] operand will be set to "Off" after the expiration of the ten-minute timeout.


5 SETTINGS

5.1.1 SETTINGS MAIN MENU

	1	-	l l
SETTINGSPRODUCT SETUP		PASSWORDSECURITY	See page 5-8.
		DISPLAYPROPERTIES	See page 5-9.
		CLEAR RELAYRECORDS	See page 5-11.
		COMMUNICATIONS	See page 5-12.
		■ MODBUS USER MAP ■	See page 5-22.
		REAL TIMECLOCK	See page 5-22.
		<pre>FAULT REPORTS</pre>	See page 5-23.
		■ OSCILLOGRAPHY ■	See page 5-24.
		■ DATA LOGGER	See page 5-26.
		<pre>DEMAND</pre>	See page 5-27.
		USER-PROGRAMMABLE LEDS	See page 5-28.
		<pre>USER-PROGRAMMABLE SELF TESTS</pre>	See page 5-32.
		CONTROLPUSHBUTTONS	See page 5-33.
		USER-PROGRAMMABLE PUSHBUTTONS	See page 5-34.
		FLEX STATEPARAMETERS	See page 5-35.
		<pre>USER-DEFINABLE DISPLAYS</pre>	See page 5-36.
		<pre>INSTALLATION</pre>	See page 5-38.
■■ SETTINGS ■■ SYSTEM SETUP		AC INPUTS	See page 5-39.
		POWER SYSTEM	See page 5-40.
		■ SIGNAL SOURCES ■	See page 5-41.
		■ L90 POWER SYSTEM	See page 5-44.

5.1 OVERVIEW





5.1.2 INTRODUCTION TO ELEMENTS

In the design of UR relays, the term "element" is used to describe a feature that is based around a comparator. The comparator is provided with an input (or set of inputs) that is tested against a programmed setting (or group of settings) to determine if the input is within the defined range that will set the output to logic 1, also referred to as "setting the flag". A single comparator may make multiple tests and provide multiple outputs; for example, the time overcurrent comparator sets a Pickup flag when the current input is above the setting and sets an Operate flag when the input current has been at a level above the pickup setting for the time specified by the time-current curve settings. All comparators, except the Digital Element which uses a logic state as the input, use analog parameter actual values as the input.

Elements are arranged into two classes, GROUPED and CONTROL. Each element classed as a GROUPED element is provided with six alternate sets of settings, in setting groups numbered 1 through 6. The performance of a GROUPED element is defined by the setting group that is active at a given time. The performance of a CONTROL element is independent of the selected active setting group.

The main characteristics of an element are shown on the element logic diagram. This includes the input(s), settings, fixed logic, and the output operands generated (abbreviations used on scheme logic diagrams are defined in Appendix F).

Some settings for current and voltage elements are specified in per-unit (pu) calculated quantities:

pu quantity = (actual quantity) / (base quantity)

- For current elements, the 'base quantity' is the nominal secondary or primary current of the CT. Where the current source is the sum of two CTs with different ratios, the 'base quantity' will be the common secondary or primary current to which the sum is scaled (i.e. normalized to the larger of the 2 rated CT inputs). For example, if CT1 = 300 / 5 A and CT2 = 100 / 5 A, then in order to sum these, CT2 is scaled to the CT1 ratio. In this case, the 'base quantity' will be 5 A secondary or 300 A primary.
- For voltage elements the 'base quantity' is the nominal primary voltage of the protected system which corresponds (based on VT ratio and connection) to secondary VT voltage applied to the relay. For example, on a system with a 13.8 kV nominal primary voltage and with 14400:120 V Delta-connected VTs, the secondary nominal voltage (1 pu) would be:

$$\frac{13800}{14400} \times 120 = 115 \text{ V}$$
 (EQ 5.1)

For Wye-connected VTs, the secondary nominal voltage (1 pu) would be:

$$\frac{13800}{14400} \times \frac{120}{\sqrt{3}} = 66.4 \text{ V}$$
 (EQ 5.2)

Many settings are common to most elements and are discussed below:

- FUNCTION setting: This setting programs the element to be operational when selected as "Enabled". The factory
 default is "Disabled". Once programmed to "Enabled", any element associated with the Function becomes active and
 all options become available.
- NAME setting: This setting is used to uniquely identify the element.
- SOURCE setting: This setting is used to select the parameter or set of parameters to be monitored.
- PICKUP setting: For simple elements, this setting is used to program the level of the measured parameter above or below which the pickup state is established. In more complex elements, a set of settings may be provided to define the range of the measured parameters which will cause the element to pickup.
- PICKUP DELAY setting: This setting sets a time-delay-on-pickup, or on-delay, for the duration between the Pickup and Operate output states.
- **RESET DELAY setting:** This setting is used to set a time-delay-on-dropout, or off-delay, for the duration between the Operate output state and the return to logic 0 after the input transits outside the defined pickup range.
- BLOCK setting: The default output operand state of all comparators is a logic 0 or "flag not set". The comparator
 remains in this default state until a logic 1 is asserted at the RUN input, allowing the test to be performed. If the RUN
 input changes to logic 0 at any time, the comparator returns to the default state. The RUN input is used to supervise
 the comparator. The BLOCK input is used as one of the inputs to RUN control.
- TARGET setting: This setting is used to define the operation of an element target message. When set to Disabled, no
 target message or illumination of a faceplate LED indicator is issued upon operation of the element. When set to SelfReset, the target message and LED indication follow the Operate state of the element, and self-resets once the operate element condition clears. When set to Latched, the target message and LED indication will remain visible after the
 element output returns to logic 0 until a RESET command is received by the relay.
- EVENTS setting: This setting is used to control whether the Pickup, Dropout or Operate states are recorded by the event recorder. When set to Disabled, element pickup, dropout or operate are not recorded as events. When set to Enabled, events are created for:

(Element) PKP (pickup) (Element) DPO (dropout) (Element) OP (operate)

The DPO event is created when the measure and decide comparator output transits from the pickup state (logic 1) to the dropout state (logic 0). This could happen when the element is in the operate state if the reset delay time is not '0'.

5

5.1.3 INTRODUCTION TO AC SOURCES

a) BACKGROUND

The L90 may be used on systems with breaker-and-a-half or ring bus configurations. In these applications, each of the two three-phase sets of individual phase currents (one associated with each breaker) can be used as an input to a breaker failure element. The sum of both breaker phase currents and 3I_0 residual currents may be required for the circuit relaying and metering functions. Two separate synchrocheck elements can be programmed to check synchronization between two different buses VT and the line VT. These requirements can be satisfied with a single L90, equipped with sufficient CT and VT input channels, by selecting proper parameter to measure. A mechanism is provided to specify the AC parameter (or group of parameters) used as the input to protection/control comparators and some metering elements. Selection of the measured parameter(s) is partially performed by the design of a measuring element or protection/control comparator by identifying the measured parameter type (fundamental frequency phasor, harmonic phasor, symmetrical component, total waveform RMS magnitude, phase-phase or phase-ground voltage, etc.). The user completes the process by selecting the instrument transformer input channels to use and some parameters calculated from these channels. The input parameters available include the summation of currents from multiple input channels. For the summed currents of phase, 3I_0, and ground current, current from CTs with different ratios are adjusted to a single ratio before summation. A mechanism called a "Source" configures the routing of CT and VT input channels to measurement sub-systems.

Sources, in the context of L90 series relays, refer to the logical grouping of current and voltage signals such that one source contains all the signals required to measure the load or fault in a particular power apparatus. A given source may contain all or some of the following signals: three-phase currents, single-phase ground current, three-phase voltages and an auxiliary voltages from a single-phase VT for checking for synchronism.

To illustrate the concept of Sources, as applied to current inputs only, consider the breaker-and-a-half scheme below. Some protection elements, like breaker failure, require individual CT current as an input. Other elements, like distance, require the sum of both current as an input. The line differential function requires the CT currents to be processed individually to cope with a possible CT saturation of one CT during an external fault on the upper bus. The current into protected line is the phasor sum (or difference) of the currents in CT1 and CT2, depending on the current distribution on the upper bus.




Figure 5–1: BREAKER-AND-A-HALF SCHEME

In conventional analog or electronic relays, the sum of the currents is obtained from an appropriate external connection of all CTs through which any portion of the current for the element being protected could flow. Auxiliary CTs are required to perform ratio matching if the ratios of the primary CTs to be summed are not identical. In the L90 relay, provisions have been included for all the current signals to be brought to the device where grouping, CT ratio correction, and summation are applied internally via configuration settings. Up to 4 currents can be brought into L90 relay; current summation and CT ratio matching is performed internally. A major advantage of internal summation is that individual currents are available to the protection device (for example, as additional information to apply a restraint current properly, or to allow the provision of

additional features that operate on the individual currents, such as breaker failure). Given the flexibility of this approach, it becomes necessary to add configuration settings to the platform to allow the user to select which sets of CT inputs will be added to form the net current into the protected device. The internal grouping of current and voltage signals forms an internal source. This source can be assigned a specific name and becomes available to protection and metering elements in the relay. Individual names can be given to each source to identify them for later use. For example, in the scheme shown above, three different sources are be configured as inputs for separate elements:

Source 1: CT1 current, for the Breaker Failure 1 element and first current source for the Line Differential element Source 2: CT2 current, for Breaker Failure 2 element and second current source for the Line Differential element Source 3: the sum of the CT1 and CT2 currents for the distance function

In addition, two separate synchrocheck elements can be programmed to check synchronization between line voltage and two different bus voltages (SRC3–SRC1 and SRC3–SRC2).

b) CT/VT MODULE CONFIGURATION

CT and VT input channels are contained in CT/VT modules. The type of input channel can be phase/neutral/other voltage, phase/ground current, or sensitive ground current. The CT/VT modules calculate total waveform RMS levels, fundamental frequency phasors, symmetrical components and harmonics for voltage or current, as allowed by the hardware in each channel. These modules may calculate other parameters as directed by the CPU module.

A CT/VT module contains up to eight input channels, numbered 1 through 8. The channel numbering corresponds to the module terminal numbering 1 through 8 and is arranged as follows: Channels 1, 2, 3 and 4 are always provided as a group, hereafter called a "bank," and all four are either current or voltage, as are Channels 5, 6, 7 and 8. Channels 1, 2, 3 and 5, 6, 7 are arranged as phase A, B and C respectively. Channels 4 and 8 are either another current or voltage.

Banks are ordered sequentially from the block of lower-numbered channels to the block of higher-numbered channels, and from the CT/VT module with the lowest slot position letter to the module with the highest slot position letter, as follows:

INCREASING SLOT POSITION LETTER>					
CT/VT MODULE 1 CT/VT MODULE 2 CT/VT MODULE 3					
< bank 1 >	< bank 3 >	< bank 5 >			
< bank 2 >	< bank 4 >	< bank 6 >			

The UR platform allows for a maximum of three sets of three-phase voltages and six sets of three-phase currents. The result of these restrictions leads to the maximum number of CT/VT modules in a chassis to three. The maximum number of sources is six. A summary of CT/VT module configurations is shown below.

ITEM	MAXIMUM NUMBER
CT/VT Module	2
CT Bank (3 phase channels, 1 ground channel)	8
VT Bank (3 phase channels, 1 auxiliary channel)	4

c) CT/VT INPUT CHANNEL CONFIGURATION

Upon relay startup, configuration settings for every bank of current or voltage input channels in the relay are automatically generated from the order code. Within each bank, a channel identification label is automatically assigned to each bank of channels in a given product. The 'bank' naming convention is based on the physical location of the channels, required by the user to know how to connect the relay to external circuits. Bank identification consists of the letter designation of the slot in which the CT/VT module is mounted as the first character, followed by numbers indicating the channel, either 1 or 5.


For three-phase channel sets, the number of the lowest numbered channel identifies the set. For example, F1 represents the three-phase channel set of F1/F2/F3, where F is the slot letter and 1 is the first channel of the set of three channels.

Upon startup, the CPU configures the settings required to characterize the current and voltage inputs, and will display them in the appropriate section in the sequence of the banks (as described above) as follows for a maximum configuration: F1, F5, L1, L5, S1, and S5.

The above section explains how the input channels are identified and configured to the specific application instrument transformers and the connections of these transformers. The specific parameters to be used by each measuring element and comparator, and some actual values are controlled by selecting a specific source. The source is a group of current and voltage input channels selected by the user to facilitate this selection. With this mechanism, a user does not have to make multiple selections of voltage and current for those elements that need both parameters, such as a distance element or a watt calculation. It also gathers associated parameters for display purposes.

The basic idea of arranging a source is to select a point on the power system where information is of interest. An application example of the grouping of parameters in a Source is a transformer winding, on which a three phase voltage is measured, and the sum of the currents from CTs on each of two breakers is required to measure the winding current flow.

5.2.1 PASSWORD SECURITY



Two levels of password security are provided: **Command** and **Setting**. The following command operations are under password supervision:

operating the breakers via faceplate keypad, changing the state of virtual inputs, clearing the event records, clearing the oscillography records, clearing fault reports, changing the date and time, clearing the breaker arcing amps, clearing energy records, clearing the data logger, user-programmable pushbuttons

The following setting operations are under password supervision:

changing any setting, test mode operation

The Command and Setting passwords are defaulted to "Null" when the relay is shipped from the factory. When a password is set to "Null", the password security feature is disabled.

Programming a password code is required to enable each access level. A password consists of one to ten numerical characters. When a **CHANGE** ... **PASSWORD** setting is set to "Yes", the following message sequence is invoked:

- 1. ENTER NEW PASSWORD: __
- 2. VERIFY NEW PASSWORD: _
- 3. NEW PASSWORD HAS BEEN STORED

To gain write access to a "Restricted" setting, set **ACCESS LEVEL** to "Setting" and then change the setting, or attempt to change the setting and follow the prompt to enter the programmed password. If the password is correctly entered, access will be allowed. If no keys are pressed for longer than 30 minutes or control power is cycled, accessibility will automatically revert to the "Restricted" level.

If an entered password is lost (or forgotten), consult the factory with the corresponding ENCRYPTED PASSWORD.

In the event that an incorrect Command or Setting password has been entered via the faceplate interface three times within a three-minute time span, the LOCAL ACCESS DENIED FlexLogic[™] operand will be set to "On" and the L90 will not allow Settings or Command access via the faceplate interface for the next ten minutes. The **TOO MANY ATTEMPTS – BLOCKED FOR 10 MIN!** flash message will appear upon activation of the ten minute timeout or any other time a user attempts any change to the defined tier during the ten minute timeout. The LOCAL ACCESS DENIED FlexLogic[™] operand will be set to "Off" after the expiration of the ten-minute timeout.

In the event that an incorrect Command or Setting password has been entered via the any external communications interface three times within a three-minute time span, the REMOTE ACCESS DENIED FlexLogic[™] operand will be set to "On" and the L90 will not allow Settings or Command access via the any external communications interface for the next ten minutes. The REMOTE ACCESS DENIED FlexLogic[™] operand will be set to "Off" after the expiration of the ten-minute timeout.

The L90 provides a means to raise an alarm upon failed password entry. Should password verification fail while accessing a password-protected level of the relay (either settings or commands), the UNAUTHORIZED ACCESS FlexLogic[™] operand is asserted. The operand can be programmed to raise an alarm via contact outputs or communications. This feature can be used to protect against both unauthorized and accidental access attempts.

The UNAUTHORIZED ACCESS operand is reset with the **COMMANDS** \Rightarrow **ULLAR RECORDS** \Rightarrow **RESET UNAUTHORIZED ALARMS** command. Therefore, to apply this feature with security, the command level should be password-protected. The operand does not generate events or targets. If these are required, the operand can be assigned to a digital element programmed with event logs and/or targets enabled.



If the Setting and Command passwords are identical, this one password allows access to both commands and settings.

When EnerVista UR Setup is used to access a particular level, the user will continue to have access to that level as long as there are open windows in the EnerVista UR Setup software. To re-establish the password security feature, all windows must be closed for at least 30 minutes.

5.2.2 DISPLAY PROPERTIES

<pre>DISPLAY PROPERTIES</pre>	LANGUAGE: English	Range:	English; English, French; English, Russian; English, Chinese (range dependent on order code)
MESSAGE	FLASH MESSAGE TIME: 1.0 s	Range:	0.5 to 10.0 s in steps of 0.1
MESSAGE	DEFAULT MESSAGE TIMEOUT: 300 s	Range:	10 to 900 s in steps of 1
MESSAGE	DEFAULT MESSAGE INTENSITY: 25 %	Range:	25%, 50%, 75%, 100% Visible only if a VFD is installed
MESSAGE	SCREEN SAVER FEATURE: Disabled	Range:	Disabled, Enabled Visible only if an LCD is installed
MESSAGE	SCREEN SAVER WAIT TIME: 30 min	Range:	1 to 65535 min. in steps of 1 Visible only if an LCD is installed
MESSAGE	CURRENT CUT-OFF LEVEL: 0.020 pu	Range:	0.002 to 0.020 pu in steps of 0.001
MESSAGE	VOLTAGE CUT-OFF LEVEL: 1.0 V	Range:	0.1 to 1.0 V secondary in steps of 0.1

PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ♣ DISPLAY PROPERTIES

Some relay messaging characteristics can be modified to suit different situations using the display properties settings.

- LANGUAGE: This setting selects the language used to display settings, actual values, and targets. The range is dependent on the order code of the relay.
- FLASH MESSAGE TIME: Flash messages are status, warning, error, or information messages displayed for several seconds in response to certain key presses during setting programming. These messages override any normal messages. The duration of a flash message on the display can be changed to accommodate different reading rates.
- DEFAULT MESSAGE TIMEOUT: If the keypad is inactive for a period of time, the relay automatically reverts to a
 default message. The inactivity time is modified via this setting to ensure messages remain on the screen long enough
 during programming or reading of actual values.
- DEFAULT MESSAGE INTENSITY: To extend phosphor life in the vacuum fluorescent display, the brightness can be attenuated during default message display. During keypad interrogation, the display always operates at full brightness.
- SCREEN SAVER FEATURE and SCREEN SAVER WAIT TIME: These settings are only visible if the L90 has a liquid crystal display (LCD) and control its backlighting. When the SCREEN SAVER FEATURE is "Enabled", the LCD backlighting is turned off after the DEFAULT MESSAGE TIMEOUT followed by the SCREEN SAVER WAIT TIME, providing that no keys have been pressed and no target messages are active. When a keypress occurs or a target becomes active, the LCD backlighting is turned on.
- CURRENT CUT-OFF LEVEL: This setting modifies the current cut-off threshold. Very low currents (1 to 2% of the
 rated value) are very susceptible to noise. Some customers prefer very low currents to display as zero, while others
 prefer the current be displayed even when the value reflects noise rather than the actual signal. The L90 applies a cutoff value to the magnitudes and angles of the measured currents. If the magnitude is below the cut-off level, it is substi-

tuted with zero. This applies to phase and ground current phasors as well as true RMS values and symmetrical components. The cut-off operation applies to quantities used for metering, protection, and control, as well as those used by communications protocols. Note that the cut-off level for the sensitive ground input is 10 times lower that the **CURRENT CUT-OFF LEVEL** setting value. Raw current samples available via oscillography are not subject to cut-off. This setting does not affect the 87L metering cutoff, which is constantly at 0.02 pu.

VOLTAGE CUT-OFF LEVEL: This setting modifies the voltage cut-off threshold. Very low secondary voltage measurements (at the fractional volt level) can be affected by noise. Some customers prefer these low voltages to be displayed as zero, while others prefer the voltage to be displayed even when the value reflects noise rather than the actual signal. The L90 applies a cut-off value to the magnitudes and angles of the measured voltages. If the magnitude is below the cut-off level, it is substituted with zero. This operation applies to phase and auxiliary voltages, and symmetrical components. The cut-off operation applies to quantities used for metering, protection, and control, as well as those used by communications protocols. Raw samples of the voltages available via oscillography are not subject cut-off.

The **CURRENT CUT-OFF LEVEL** and the **VOLTAGE CUT-OFF LEVEL** are used to determine the metered power cut-off levels. The power cut-off level is calculated as shown below. For Delta connections:

3-phase power cut-off = $\frac{\sqrt{3} \times \text{CURRENT CUT-OFF LEVEL} \times \text{VOLTAGE CUT-OFF LEVEL} \times \text{VT primary} \times \text{CT primary}}{\text{VT secondary}}$ (EQ 5.3)

For Wye connections:

3-phase power cut-off = $\frac{3 \times 6}{3}$	CURRENT CUT-OFF LEVEL × VOLTAGE CUT-OFF LEVEL × VT primary × CT primary VT secondary	(EQ 5.4)
per-phase power cut-off $=$ C	CURRENT CUT-OFF LEVEL \times VOLTAGE CUT-OFF LEVEL \times VT primary \times CT primary VT secondary	(EQ 5.5)

where VT primary = VT secondary \times VT ratio and CT primary = CT secondary \times CT ratio.

For example, given the following settings:

```
CURRENT CUT-OFF LEVEL: "0.02 pu"
VOLTAGE CUT-OFF LEVEL: "1.0 V"
PHASE CT PRIMARY: "100 A"
PHASE VT SECONDARY: "66.4 V"
PHASE VT RATIO: "208.00 : 1"
PHASE VT CONNECTION: "Delta".
```

We have:

```
CT primary = "100 A", and
VT primary = PHASE VT SECONDARY x PHASE VT RATIO = 66.4 V x 208 = 13811.2 V
```

The power cut-off is therefore:

```
power cut-off = (CURRENT CUT-OFF LEVEL × VOLTAGE CUT-OFF LEVEL × CT primary × VT primary)/VT secondary
= (\sqrt{3} \times 0.02 pu × 1.0 V × 100 A × 13811.2 V) / 66.4 V
= 720.5 watts
```

Any calculated power value below this cut-off will not be displayed. As well, the three-phase energy data will not accumulate if the total power from all three phases does not exceed the power cut-off.



Lower the VOLTAGE CUT-OFF LEVEL and CURRENT CUT-OFF LEVEL with care as the relay accepts lower signals as valid measurements. Unless dictated otherwise by a specific application, the default settings of "0.02 pu" for CURRENT CUT-OFF LEVEL and "1.0 V" for VOLTAGE CUT-OFF LEVEL are recommended.

5.2.3 CLEAR RELAY RECORDS

CLEAR RELAY RECORDS		CLEAR FAULT REPORTS: Off	Range:	FlexLogic [™] operand
MESSA	GE	CLEAR EVENT RECORDS: Off	Range:	FlexLogic™ operand
MESSA	GE	CLEAR OSCILLOGRAPHY? No	Range:	FlexLogic™ operand
MESSA	GE	CLEAR DATA LOGGER: Off	Range:	FlexLogic™ operand
MESSA	GE	CLEAR ARC AMPS 1: Off	Range:	FlexLogic™ operand
MESSA	GE	CLEAR ARC AMPS 2: Off	Range:	FlexLogic™ operand
MESSA	GE	CLEAR DEMAND: Off	Range:	FlexLogic™ operand
MESSA	GE	CLEAR CHNL STATUS: Off	Range:	FlexLogic™ operand
MESSA	GE	CLEAR ENERGY: Off	Range:	FlexLogic™ operand
MESSA	GE 🛕	RESET UNAUTH ACCESS: Off	Range:	FlexLogic™ operand

PATH: SETTINGS \Rightarrow PRODUCT SETUP $\Rightarrow \bigcirc \bigcirc$ CLEAR RELAY RECORDS

Selected records can be cleared from user-programmable conditions with FlexLogic[™] operands. Assigning user-programmable pushbuttons to clear specific records are typical applications for these commands. Since the L90 responds to rising edges of the configured FlexLogic[™] operands, they must be asserted for at least 50 ms to take effect.

Clearing records with user-programmable operands is not protected by the command password. However, user-programmable pushbuttons are protected by the command password. Thus, if they are used to clear records, the user-programmable pushbuttons can provide extra security if required.

For example, to assign User-Programmable Pushbutton 1 to clear demand records, the following settings should be applied.

1. Assign the clear demand function to Pushbutton 1 by making the following change in the SETTINGS ⇒ PRODUCT SETUP ⇒ ⊕ CLEAR RELAY RECORDS menu:

CLEAR DEMAND: "PUSHBUTTON 1 ON"


2. Set the properties for User-Programmable Pushbutton 1 by making the following changes in the SETTINGS ⇒ PRODUCT SETUP ⇒ USER-PROGRAMMABLE PUSHBUTTONS ⇒ USER PUSHBUTTON 1 menu:

PUSHBUTTON 1 FUNCTION: "Self-reset" PUSHBTN 1 DROP-OUT TIME: "0.20 s"

5.2.4 COMMUNICATIONS


a) MAIN MENU

PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ↓ COMMUNICATIONS



b) SERIAL PORTS

PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ↓ COMMUNICATIONS ⇒ SERIAL PORTS




The L90 is equipped with up to 3 independent serial communication ports. The faceplate RS232 port is intended for local use and is fixed at 19200 baud and no parity. The rear COM1 port type is selected when ordering: either an Ethernet or RS485 port. The rear COM2 port is RS485. The RS485 ports have settings for baud rate and parity. It is important that these parameters agree with the settings used on the computer or other equipment that is connected to these ports. Any of these ports may be connected to a computer running EnerVista UR Setup. This software can download and upload setting files, view measured parameters, and upgrade the relay firmware. A maximum of 32 relays can be daisy-chained and connected to a DCS, PLC or PC using the RS485 ports.

For each RS485 port, the minimum time before the port will transmit after receiving data from a host can be set. This feature allows operation with hosts which hold the RS485 transmitter active for some time after each transmission.

c) NETWORK

PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ^① COMMUNICATIONS ⇒ ^① NETWORK



These messages appear only if the L90 is ordered with an Ethernet card.

The IP addresses are used with the DNP, Modbus/TCP, IEC 61580, IEC 60870-5-104, TFTP, and HTTP protocols. The NSAP address is used with the IEC 61850 protocol over the OSI (CLNP/TP4) stack only. Each network protocol has a setting for the **TCP/UDP PORT NUMBER**. These settings are used only in advanced network configurations and should normally be left at their default values, but may be changed if required (for example, to allow access to multiple UR-series relays behind a router). By setting a different **TCP/UDP PORT NUMBER** for a given protocol on each UR-series relay, the router can map the relays to the same external IP address. The client software (EnerVista UR Setup, for example) must be configured to use the correct port number if these settings are used.




When the NSAP address, any TCP/UDP Port Number, or any User Map setting (when used with DNP) is changed, it will not become active until power to the relay has been cycled (OFF/ON).


Do not set more than one protocol to use the same TCP/UDP PORT NUMBER, as this will result in unreliable operation of those protocols.

d) MODBUS PROTOCOL

PATH: SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow \bigcirc Communications \Rightarrow \bigcirc Modbus Protocol




The serial communication ports utilize the Modbus protocol, unless configured for DNP or IEC 60870-5-104 operation (see descriptions below). This allows the EnerVista UR Setup software to be used. The UR operates as a Modbus slave device only. When using Modbus protocol on the RS232 port, the L90 will respond regardless of the **MODBUS SLAVE ADDRESS** programmed. For the RS485 ports each L90 must have a unique address from 1 to 254. Address 0 is the broadcast address which all Modbus slave devices listen to. Addresses do not have to be sequential, but no two devices can have the same address or conflicts resulting in errors will occur. Generally, each device added to the link should use the next higher address starting at 1. Refer to Appendix B for more information on the Modbus protocol.



e) DNP PROTOCOL


DNP PROTOCOL		DNP CHANNELS	Range:	see sub-menu below
	MESSAGE	DNP ADDRESS: 65519	Range:	0 to 65519 in steps of 1
	MESSAGE	DNP NETWORKCLIENT ADDRESSES	Range:	see sub-menu below
	MESSAGE	DNP TCP/UDP PORT NUMBER: 20000	Range:	1 to 65535 in steps of 1
	MESSAGE	DNP UNSOL RESPONSE FUNCTION: Disabled	Range:	Enabled, Disabled
	MESSAGE	DNP UNSOL RESPONSE TIMEOUT: 5 s	Range:	0 to 60 s in steps of 1
	MESSAGE	DNP UNSOL RESPONSE MAX RETRIES: 10	Range:	1 to 255 in steps of 1
	MESSAGE	DNP UNSOL RESPONSE DEST ADDRESS: 1	Range:	0 to 65519 in steps of 1
	MESSAGE	DNP CURRENT SCALE FACTOR: 1	Range:	0.001, 0.01. 0.1, 1, 10, 100, 1000, 10000, 100000
	MESSAGE	DNP VOLTAGE SCALE FACTOR: 1	Range:	0.001, 0.01. 0.1, 1, 10, 100, 1000, 10000, 100000
	MESSAGE	DNP FOWER SCALE FACTOR: 1	Range:	0.001, 0.01. 0.1, 1, 10, 100, 1000, 10000, 100000
	MESSAGE	DNP ENERGY SCALE FACTOR: 1	Range:	0.001, 0.01. 0.1, 1, 10, 100, 1000, 10000, 100000
	MESSAGE	DNP OTHER SCALE FACTOR: 1	Range:	0.001, 0.01. 0.1, 1, 10, 100, 1000, 10000, 100000
	MESSAGE	DNP CURRENT DEFAULT DEADBAND: 30000	Range:	0 to 65535 in steps of 1
	MESSAGE	DNP VOLTAGE DEFAULT DEADBAND: 30000	Range:	0 to 65535 in steps of 1
	MESSAGE	DNP POWER DEFAULT DEADBAND: 30000	Range:	0 to 65535 in steps of 1
	MESSAGE	DNP ENERGY DEFAULT DEADBAND: 30000	Range:	0 to 65535 in steps of 1
	MESSAGE	DNP OTHER DEFAULT DEADBAND: 30000	Range:	0 to 65535 in steps of 1
	MESSAGE	DNP TIME SYNC IIN PERIOD: 1440 min	Range:	1 to 10080 min. in steps of 1
	MESSAGE	DNP MESSAGE FRAGMENT SIZE: 240	Range:	30 to 2048 in steps of 1
	MESSAGE	DNP OBJECT 1 DEFAULT VARIATION: 2	Range:	1, 2



The L90 supports the Distributed Network Protocol (DNP) version 3.0. The L90 can be used as a DNP slave device connected to multiple DNP masters (usually an RTU or a SCADA master station). Since the L90 maintains two sets of DNP data change buffers and connection information, two DNP masters can actively communicate with the L90 at one time.

The DNP Channels sub-menu is shown below.

 $\textbf{PATH: SETTINGS} \Rightarrow \textbf{PRODUCT SETUP} \Rightarrow \clubsuit \textbf{ COMMUNICATIONS} \Rightarrow \clubsuit \textbf{ DNP PROTOCOL} \Rightarrow \textbf{DNP CHANNELS}$



The **DNP CHANNEL 1(2) PORT** settings select the communications port assigned to the DNP protocol for each channel. Once DNP is assigned to a serial port, the Modbus protocol is disabled on that port. Note that COM1 can be used only in non-Ethernet UR relays. When this setting is set to "Network - TCP", the DNP protocol can be used over TCP/IP on channels 1 or 2. When this value is set to "Network - UDP", the DNP protocol can be used over UDP/IP on channel 1 only. Refer to *Appendix E* for additional information on the DNP protocol.

Changes to the DNP CHANNEL 1(2) PORT settings will take effect only after power has been cycled to the relay.

The **DNP NETWORK CLIENT ADDRESS** settings can force the L90 to respond to a maximum of five specific DNP masters. The settings in this sub-menu are shown below.

Range: standard IP address DNP NETWORK CLIENT ADDRESS 1: CLIENT ADDRESSES 0.0.0.0 Range: standard IP address CLIENT ADDRESS 2: MESSAGE 0.0.0.0 Range: standard IP address CLIENT ADDRESS 3: MESSAGE 0.0.0.0 Range: standard IP address CLIENT ADDRESS 4: MESSAGE 0.0.0.0 Range: standard IP address CLIENT ADDRESS 5: MESSAGE 0.0.0.0

PATH: SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow \clubsuit COMMUNICATIONS \Rightarrow \clubsuit DNP PROTOCOL \Rightarrow DNP NETWORK CLIENT ADDRESSES

The **DNP UNSOL RESPONSE FUNCTION** should be "Disabled" for RS485 applications since there is no collision avoidance mechanism. The **DNP UNSOL RESPONSE TIMEOUT** sets the time the L90 waits for a DNP master to confirm an unsolicited response. The **DNP UNSOL RESPONSE MAX RETRIES** setting determines the number of times the L90 retransmits an unsolicited response without receiving confirmation from the master; a value of "255" allows infinite re-tries. The **DNP UNSOL RESPONSE DEST ADDRESS** is the DNP address to which all unsolicited responses are sent. The IP address to which unsolicited responses are sent is determined by the L90 from the current TCP connection or the most recent UDP message.

The **DNP SCALE FACTOR** settings are numbers used to scale Analog Input point values. These settings group the L90 Analog Input data into types: current, voltage, power, energy, and other. Each setting represents the scale factor for all Analog Input points of that type. For example, if the **DNP VOLTAGE SCALE FACTOR** setting is set to a value of 1000, all DNP Analog Input points that are voltages will be returned with values 1000 times smaller (e.g. a value of 72000 V on the L90 will be returned as 72). These settings are useful when analog input values must be adjusted to fit within certain ranges in DNP masters. Note that a scale factor of 0.1 is equivalent to a multiplier of 10 (i.e. the value will be 10 times larger).

The **DNP DEFAULT DEADBAND** settings determine when to trigger unsolicited responses containing Analog Input data. These settings group the L90 Analog Input data into types: current, voltage, power, energy, and other. Each setting represents the default deadband value for all Analog Input points of that type. For example, to trigger unsolicited responses from the L90 when any current values change by 15 A, the **DNP CURRENT DEFAULT DEADBAND** setting should be set to "15". Note that these settings are the deadband default values. DNP Object 34 points can be used to change deadband values, from the default, for each individual DNP Analog Input point. Whenever power is removed and re-applied to the L90, the default deadbands will be in effect.

The **DNP TIME SYNC IIN PERIOD** setting determines how often the Need Time Internal Indication (IIN) bit is set by the L90. Changing this time allows the DNP master to send time synchronization commands more or less often, as required.

The **DNP MESSAGE FRAGMENT SIZE** setting determines the size, in bytes, at which message fragmentation occurs. Large fragment sizes allow for more efficient throughput; smaller fragment sizes cause more application layer confirmations to be necessary which can provide for more robust data transfer over noisy communication channels.



When the DNP data points (analog inputs and/or binary inputs) are configured for Ethernet-enabled relays, check the "DNP Points Lists" L90 web page to view the points lists. This page can be viewed with a web browser by entering the L90 IP address to access the L90 "Main Menu", then by selecting the "Device Information Menu" > "DNP Points Lists" menu item.


The **DNP OBJECT N DEFAULT VARIATION** settings allow the user to select the DNP default variation number for object types 1, 2, 20, 21, 22, 23, 30, and 32. The default variation refers to the variation response when variation 0 is requested and/or in class 0, 1, 2, or 3 scans. Refer to the *DNP Implementation* section in Appendix E for additional details.

The DNP binary outputs typically map one-to-one to IED data points. That is, each DNP binary output controls a single physical or virtual control point in an IED. In the L90 relay, DNP binary outputs are mapped to virtual inputs. However, some legacy DNP implementations use a mapping of one DNP binary output to two physical or virtual control points to support the concept of trip/close (for circuit breakers) or raise/lower (for tap changers) using a single control point. That is, the DNP master can operate a single point for both trip and close, or raise and lower, operations. The L90 can be configured to support paired control points, with each paired control point operating two virtual inputs. The **DNP NUMBER OF PAIRED CONTROL POINTS** setting allows configuration of from 0 to 32 binary output paired controls. Points not configured as paired operate on a one-to-one basis.

The **DNP ADDRESS** setting is the DNP slave address. This number identifies the L90 on a DNP communications link. Each DNP slave should be assigned a unique address.

f) DNP / IEC 60870-5-104 POINT LISTS


PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ♣ COMMUNICATIONS ⇒ ♣ DNP / IEC104 POINT LISTS



The binary and analog inputs points for the DNP protocol, or the MSP and MME points for IEC 60870-5-104 protocol, can configured to a maximum of 256 points. The value for each point is user-programmable and can be configured by assigning FlexLogic[™] operands for binary inputs / MSP points or FlexAnalog parameters for analog inputs / MME points.

The menu for the binary input points (DNP) or MSP points (IEC 60870-5-104) is shown below.


PATH: SETTINGS ⇔ PRODUCT SETUP ⇔ COMMUNICATIONS ⇔ DNP / IEC104 POINT LISTS ⇔ BINARY INPUT / MSP POINTS



Up to 256 binary input points can be configured for the DNP or IEC 60870-5-104 protocols. The points are configured by assigning an appropriate FlexLogic[™] operand. Refer to the *Introduction to FlexLogic[™]* section in this chapter for the full range of assignable operands.

The menu for the analog input points (DNP) or MME points (IEC 60870-5-104) is shown below.

$\textbf{PATH: SETTINGS} \Rightarrow \textbf{PRODUCT SETUP} \Rightarrow \clubsuit \textbf{ COMMUNICATIONS} \Rightarrow \clubsuit \textbf{ DNP / IEC104 POINT LISTS} \Rightarrow \clubsuit \textbf{ ANALOG INPUT / MME POINTS}$



Up to 256 analog input points can be configured for the DNP or IEC 60870-5-104 protocols. The analog point list is configured by assigning an appropriate FlexAnalog parameter to each point. Refer to Appendix A: *FlexAnalog Parameters* for the full range of assignable parameters.



The DNP / IEC 60870-5-104 point lists always begin with point 0 and end at the first "Off" value. Since DNP / IEC 60870-5-104 point lists must be in one continuous block, any points assigned after the first "Off" point are ignored.



NOTE


g) IEC 61850 PROTOCOL

PATH: SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow \bigcirc COMMUNICATIONS \Rightarrow \bigcirc IEC 61850 PROTOCOL \Rightarrow GSSE / GOOSE CONFIGURATION

<pre>GSSE / GOOSE CONFIGURATION</pre>		REMOTE I/O TRANSFER METHOD: GSSE	Range:	None, GSSE, GOOSE
	MESSAGE	DEFAULT GSSE/GOOSE: UPDATE TIME: 60 s	Range:	1 to 60 s in steps of 1
	MESSAGE	GOOSE TRANSMIT VLAN PRIORITY: 4	Range:	0 to 7 in steps of 1
	MESSAGE	GOOSE TRANSMIT VLAN ID: 0	Range:	0 to 4095 in steps of 1
	MESSAGE	GOOSE TRANSMIT ETYPE APPID: 0	Range:	0 to 16383 in steps of 1
SERVERCONFIGURATION		LD NAME: IECDevice	Range:	up to 32 alphanumeric characters
	MESSAGE	IEC/MMS TCP PORT NUMBER: 102	Range:	1 to 65535 in steps of 1
	MESSAGE	INCLUDE NON-IEC DATA: Enabled	Range:	Disabled, Enabled
	MESSAGE	NUMBER OF STATUS POINTS IN GGIO1: 8	Range:	8 to 128 in steps of 8
	MESSAGE	SERVER SCANNING: Disabled	Range:	Disabled, Enabled
	MESSAGE	CLEAR XCBR1 OpCnt: No	Range:	No, Yes
	MESSAGE	CLEAR XCBR2 OpCnt: No	Range:	No, Yes
 IEC 61850 LOGIC NODE NAME PREF: 		PIOC LOGICAL NODENAME PREFIXES		
	MESSAGE	PTOC LOGICAL NODENAME PREFIXES		
		\downarrow	_	
	MESSAGE	PTRC LOGICAL NODENAME PREFIXES		
MMXU DEADBANDS		MMXU1 DEADBANDS		
	MESSAGE	■ MMXU2 DEADBANDS ■		
	MESSAGE	■ MMXU3 DEADBANDS ■		
	MESSAGE	MMXU4 DEADBANDS		
			-	

5







The L90 Line Differential Relay is provided with optional IEC 61850 communications capability. This feature is specified as a software option at the time of ordering. Refer to the *Ordering* section of chapter 2 for additional details. The IEC 61850 protocol feature are not available if CPU Type E is ordered.

The L90 supports the Manufacturing Message Specification (MMS) protocol as specified by IEC 61850. MMS is supported over two protocol stacks: TCP/IP over ethernet and TP4/CLNP (OSI) over ethernet. The L90 operates as an IEC 61850 server. The *Remote Inputs/Outputs* section in this chapter describe the peer-to-peer GSSE/GOOSE message scheme.

The **REMOTE I/O TRANSFER METHOD** selects the method used to transfer remote input/output data. This can be either IEC 61850 GSSE, IEC 61850 GOOSE, or none (remote inputs/outputs disabled). GOOSE messages are more efficient and can make use of Ethernet priority tagging and virtual LAN functionality. All relays exchanging remote input/output data must be set to the same transfer method.

The **DEFAULT GSSE/GOOSE UPDATE TIME** sets the time between GSSE or GOOSE messages when there are no remote output state changes to be sent. When remote output data changes, GSSE or GOOSE messages are sent immediately. This setting controls the steady-state 'heartbeat' time interval.

The **GOOSE TRANSMIT VLAN PRIORITY** setting indicates the Ethernet priority of GOOSE messages. This allows GOOSE messages to have higher priority than other Ethernet data. The **GOOSE TRANSMIT ETYPE APPID** setting allows the selection of a specific application ID for each GOOSE sending device. This value can be left at its default if the feature is not required. Both the **GOOSE TRANSMIT VLAN PRIORITY** and **GOOSE TRANSMIT ETYPE APPID** settings are required by IEC 61850.

The LD NAME setting represents the MMS domain name (IEC 61850 logical device) where all IEC/MMS logical nodes are located. The IEC/MMS TCP PORT NUMBER setting allows the user to change the TCP port number for MMS connections. The INCLUDE NON-IEC DATA setting determines whether or not the "UR" MMS domain will be available. This domain contains a large number of UR-series specific data items that are not available in the IEC 61850 logical nodes. This data does not follow the IEC 61850 naming conventions. For communications schemes that strictly follow the IEC 61850 standard, this setting should be "Disabled".

The NUMBER OF STATUS POINTS IN GGIO1 setting determines the number of "Ind" (single point status indications) that are instantiated in the GGIO1 logical node. The indication points in GGIO1 are mapped to FlexStates in the L90. These Flex-States allow user-customized access to the FlexLogic[™] operand states in the relay.

The **SERVER SCANNING** feature should be set to "Disabled" when IEC 61850 client/server functionality is not required. IEC 61850 has two modes of functionality: GOOSE/GSSE inter-device communication and client/server communication. If the GOOSE/GSSE functionality is required without the IEC 61850 client server feature, then server scanning can be disabled to increase CPU resources. When server scanning is disabled, there will be not updated to the IEC 61850 logical node status values in the L90. Clients will still be able to connect to the server (L90 relay), but most data values will not be updated. This setting does not affect GOOSE/GSSE operation.



Changes to the LD NAME, NUMBER OF STATUS POINTS IN GGIO1, and SERVER SCANNING settings will not take effect until the L90 is restarted.

The CLEAR XCBR1(2) OpCnt settings represent the breaker operating counters. As breakers operate by opening and closing, the XCBR operating counter status attribute (OpCnt) increments with every operation. Frequent breaker operation may result in very large OpCnt values over time. This setting allows the OpCnt to be reset to "0" for XCBR1 and XCBR2.

The IEC 61850 logical node name prefix settings are used to create name prefixes to uniquely identify each logical node. For example, the logical node "PTOC1" may have the name prefix "abc". The full logical node name will then be "abcMMXU1". Valid characters for the logical node name prefixes are upper and lowercase letters, numbers, and the underscore (_) character, and the first character in the prefix must be a letter. This conforms to the IEC 61850 standard.

5.2 PRODUCT SETUP

The MMXU deadband settings represent the deadband values used to determine when the update the MMXU "mag" and "cVal" values from the associated "instmag" and "instcVal" values. The "mag" and "cVal" values are used for the IEC 61850 buffered and unbuffered reports. These settings correspond to the associated "db" data items in the CF functional constraint of the MMXU logical node, as per the IEC 61850 standard. According to IEC 61850-7-3, the db value "shall represent the percentage of difference between the maximum and minimum in units of 0.00%". Thus, it is important to know the maximum value for each MMXU measured quantity, since this represents the 100.00% value for the deadband.

The minimum value for all quantities is 0; the maximum values are as follows:

phase current: 46 × phase CT primary setting neutral current: 46 × ground CT primary setting voltage: $275 \times VT$ ratio setting power (real, reactive, and apparent): 46 × phase CT primary setting × $275 \times VT$ ratio setting frequency: 90 Hz power factor: 2

The GGIO2 control configuration settings are used to set the control model for each input. The available choices are "0" (status only), "1" (direct control), and "2" (SBO with normal security). The GGIO2 control points are used to control the L90 virtual inputs.



 Since GSSE/GOOSE messages are multicast ethernet by specification, they will not usually be forwarded by network routers. However, GOOSE messages may be fowarded by routers if the router has been configured for VLAN functionality.

h) WEB SERVER HTTP PROTOCOL

PATH: SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow \oplus COMMUNICATIONS \Rightarrow \oplus WEB SERVER HTTP PROTOCOL


	WEB SERVER	
	HTTP PROTOCOL	

MD HTTP TCP PORT NUMBER: 80 Range: 1 to 65535 in steps of 1

The L90 contains an embedded web server and is capable of transferring web pages to a web browser such as Microsoft Internet Explorer or Netscape Navigator. This feature is available only if the L90 has the ethernet option installed. The web pages are organized as a series of menus that can be accessed starting at the L90 "Main Menu". Web pages are available showing DNP and IEC 60870-5-104 points lists, Modbus registers, Event Records, Fault Reports, etc. The web pages can be accessed by connecting the UR and a computer to an ethernet network. The Main Menu will be displayed in the web browser on the computer simply by entering the IP address of the L90 into the "Address" box on the web browser.

i) TFTP PROTOCOL

PATH: SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow \bigcirc COMMUNICATIONS \Rightarrow \bigcirc TFTP PROTOCOL



The Trivial File Transfer Protocol (TFTP) can be used to transfer files from the L90 over a network. The L90 operates as a TFTP server. TFTP client software is available from various sources, including Microsoft Windows NT. The dir.txt file obtained from the L90 contains a list and description of all available files (event records, oscillography, etc.).

j) IEC 60870-5-104 PROTOCOL

 IEC 60870-5-104 PROTOCOL 	IEC 60870-5-104 FUNCTION: Disabled	Range:	Enabled, Disabled
MESSAGE	IEC TCP PORT NUMBER: 2404	Range:	1 to 65535 in steps of 1
MESSAGE	IEC NETWORKCLIENT ADDRESSES		
MESSAGE	IEC COMMON ADDRESS OF ASDU: 0	Range:	0 to 65535 in steps of 1
MESSAGE	IEC CYCLIC DATA PERIOD: 60 s	Range:	1 to 65535 s in steps of 1
MESSAGE	IEC CURRENT DEFAULT THRESHOLD: 30000	Range:	0 to 65535 in steps of 1
MESSAGE	IEC VOLTAGE DEFAULT THRESHOLD: 30000	Range:	0 to 65535 in steps of 1
MESSAGE	IEC POWER DEFAULT THRESHOLD: 30000	Range:	0 to 65535 in steps of 1
MESSAGE	IEC ENERGY DEFAULT THRESHOLD: 30000	Range:	0 to 65535 in steps of 1
MESSAGE	IEC OTHER DEFAULT THRESHOLD: 30000	Range:	0 to 65535 in steps of 1

PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ⊕ COMMUNICATIONS ⇒ ⊕ IEC 60870-5-104 PROTOCOL


The L90 supports the IEC 60870-5-104 protocol. The L90 can be used as an IEC 60870-5-104 slave device connected to a maximum of two masters (usually either an RTU or a SCADA master station). Since the L90 maintains two sets of IEC 60870-5-104 data change buffers, no more than two masters should actively communicate with the L90 at one time.

The IEC ----- DEFAULT THRESHOLD settings are used to determine when to trigger spontaneous responses containing M_ME_NC_1 analog data. These settings group the L90 analog data into types: current, voltage, power, energy, and other. Each setting represents the default threshold value for all M_ME_NC_1 analog points of that type. For example, to trigger spontaneous responses from the L90 when any current values change by 15 A, the IEC CURRENT DEFAULT THRESHOLD setting should be set to 15. Note that these settings are the default values of the deadbands. P_ME_NC_1 (parameter of measured value, short floating point value) points can be used to change threshold values, from the default, for each individual M_ME_NC_1 analog point. Whenever power is removed and re-applied to the L90, the default thresholds will be in effect.

The IEC 60870-5-104 and DNP protocols can not be used at the same time. When the IEC 60870-5-104 FUNC-TION setting is set to "Enabled", the DNP protocol will not be operational. When this setting is changed it will not become active until power to the relay has been cycled (Off/On).

k) SNTP PROTOCOL

PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ^① COMMUNICATIONS ⇒ ^① SNTP PROTOCOL



The L90 supports the Simple Network Time Protocol specified in RFC-2030. With SNTP, the L90 can obtain clock time over an Ethernet network. The L90 acts as an SNTP client to receive time values from an SNTP/NTP server, usually a dedicated product using a GPS receiver to provide an accurate time. Both unicast and broadcast SNTP are supported.


If SNTP functionality is enabled at the same time as IRIG-B, the IRIG-B signal provides the time value to the L90 clock for as long as a valid signal is present. If the IRIG-B signal is removed, the time obtained from the SNTP server is used. If either SNTP or IRIG-B is enabled, the L90 clock value cannot be changed using the front panel keypad.

To use SNTP in unicast mode, **SNTP SERVER IP ADDR** must be set to the SNTP/NTP server IP address. Once this address is set and **SNTP FUNCTION** is "Enabled", the L90 attempts to obtain time values from the SNTP/NTP server. Since many time values are obtained and averaged, it generally takes three to four minutes until the L90 clock is closely synchronized with the SNTP/NTP server. It may take up to two minutes for the L90 to signal an SNTP self-test error if the server is offline.

To use SNTP in broadcast mode, set the **SNTP SERVER IP ADDR** setting to "0.0.0.0" and **SNTP FUNCTION** to "Enabled". The L90 then listens to SNTP messages sent to the "all ones" broadcast address for the subnet. The L90 waits up to eighteen minutes (>1024 seconds) without receiving an SNTP broadcast message before signaling an SNTP self-test error.

The UR-series relays do not support the multicast or anycast SNTP functionality.


5.2.5 MODBUS USER MAP



The Modbus User Map provides read-only access for up to 256 registers. To obtain a memory map value, enter the desired address in the **ADDRESS** line (this value must be converted from hex to decimal format). The corresponding value is displayed in the **VALUE** line. A value of "0" in subsequent register **ADDRESS** lines automatically returns values for the previous **ADDRESS** lines incremented by "1". An address value of "0" in the initial register means "none" and values of "0" will be displayed for all registers. Different **ADDRESS** values can be entered as required in any of the register positions.

5.2.6 REAL TIME CLOCK

PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ♣ REAL TIME CLOCK



If the L90 Channel Asymmetry function is enabled, the IRIG-B input must be connected to the GPS receiver and the proper receiver signal type assigned.

The date and time can be synchronized a known time base and to other relays using an IRIG-B signal. It has the same accuracy as an electronic watch, approximately ± 1 minute per month. If an IRIG-B signal is connected to the relay, only the current year needs to be entered. See the **COMMANDS** \Rightarrow **U SET DATE AND TIME** menu to manually set the relay clock.

The REAL TIME CLOCK EVENTS setting allows changes to the date and/or time to be captured in the event record.

5.2.7 FAULT REPORTS

■ FAULT REPORT 1		FAULT REPORT 1 SOURCE: SRC 1	Range: SRC 1, SRC 2, SRC 3, SRC 4				
MESSAGE		FAULT REPORT 1 TRIG: Off	Range: FlexLogic™ operand				
MESSAGE		FAULT REPORT 1 Z1 MAG: 3.00 Ω	Range: 0.01 to 250.00 Ω in steps of 0.01				
MESSAGE		FAULT REPORT 1 Z1 ANGLE: 75°	Range: 25 to 90° in steps of 1				
MESSAGE		FAULT REPORT 1 Z0 MAG: 9.00 Ω	Range: 0.01 to 650.00 Ω in steps of 0.01				
MESSAGE		FAULT REPORT 1 Z0 ANGLE: 75°	Range: 25 to 90° in steps of 1				
MESSAGE		FAULT REPORT 1 LINE LENGTH UNITS: km	Range: km, miles				
MESSAGE		FAULT REP 1 LENGTH (km): 100.0	Range: 0.0 to 2000.0 in steps of 0.1				

PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ^① FAULT REPORTS ⇒ FAULT REPORT 1

The L90 relay supports one fault report and an associated fault locator. The signal source and trigger condition, as well as the characteristics of the line or feeder, are entered in this menu.

The fault report stores data, in non-volatile memory, pertinent to an event when triggered. The captured data contained in the FaultReport.txt file includes:

- Fault report number
- Name of the relay, programmed by the user
- Firmware revision of the relay
- Date and time of trigger
- Name of trigger (specific operand)
- Line/Feeder ID via the name of a configured signal source
- Active setting group at the time of trigger
- · Pre-fault current and voltage phasors (one-quarter cycle before the trigger)
- Fault current and voltage phasors (three-quarter cycle after the trigger)
- Elements operated at the time of triggering
- Events: 9 before trigger and 7 after trigger (only available via the relay webpage)
- Fault duration times for each breaker (created by the Breaker Arcing Current feature)



The fault locator does not report fault type or location if the source VTs are connected in the Delta configuration.

The captured data also includes the fault type and the distance to the fault location, as well as the reclose shot number (when applicable) The Fault Locator does not report fault type or location if the source VTs are connected in the Delta configuration. To include fault duration times in the fault report, the user must enable and configure Breaker Arcing Current feature for each of the breakers. Fault duration is reported on a per-phase basis.

The trigger can be any FlexLogic[™] operand, but in most applications it is expected to be the same operand, usually a virtual output, that is used to drive an output relay to trip a breaker. To prevent the overwriting of fault events, the disturbance detector should not be used to trigger a fault report. A FAULT RPT TRIG event is automatically created when the report is triggered.

If a number of protection elements are ORed to create a fault report trigger, the first operation of any element causing the OR gate output to become high triggers a fault report. However, If other elements operate during the fault and the first operated element has not been reset (the OR gate output is still high), the fault report is not triggered again. Considering the reset time of protection elements, there is very little chance that fault report can be triggered twice in this manner. As the fault report must capture a usable amount of pre and post-fault data, it can not be triggered faster than every 20 ms.

Each fault report is stored as a file; the relay capacity is fifteen (15) files. An sixteenth (16th) trigger overwrites the oldest file.

The EnerVista UR Setup software is required to view all captured data. The relay faceplate display can be used to view the date and time of trigger, the fault type, the distance location of the fault, and the reclose shot number.


The FAULT REPORT 1 SOURCE setting selects the source for input currents and voltages and disturbance detection. The FAULT 1 REPORT TRIG setting assigns the FlexLogic[™] operand representing the protection element/elements requiring operational fault location calculations. The distance to fault calculations are initiated by this signal. The FAULT REPORT 1 Z1 MAG and FAULT REPORT 1 Z0 MAG impedances are entered in secondary ohms.

See the ACTUAL VALUES \Rightarrow \bigcirc RECORDS \Rightarrow FAULT REPORTS menu for additional details.

5.2.8 OSCILLOGRAPHY

a) MAIN MENU

PATH: SETTINGS ⇔ PRODUCT SETUP ⇔ ♣ OSCILLOGRAPHY



Oscillography records contain waveforms captured at the sampling rate as well as other relay data at the point of trigger. Oscillography records are triggered by a programmable FlexLogic[™] operand. Multiple oscillography records may be captured simultaneously.

The **NUMBER OF RECORDS** is selectable, but the number of cycles captured in a single record varies considerably based on other factors such as sample rate and the number of operational CT/VT modules. There is a fixed amount of data storage for oscillography; the more data captured, the less the number of cycles captured per record. See the **ACTUAL VALUES** \Rightarrow **RECORDS** \Rightarrow **0 SCILLOGRAPHY** menu to view the number of cycles captured per record. The following table provides sample configurations with corresponding cycles/record.

Table 5–1: OSCILLOGRAPHY CYCLES/RECORD EXAMPLE

# RECORDS	# CT/VTS	SAMPLE RATE	# DIGITALS	# ANALOGS	CYCLES/ RECORD
1	1	8	0	0	1872.0
1	1	16	16	0	1685.0
8	1	16	16	0	276.0
8	1	16	16	4	219.5
8	2	16	16	4	93.5
8	2	16	64	16	93.5
8	2	32	64	16	57.6
8	2	64	64	16	32.3
32	2	64	64	16	9.5

A new record may automatically overwrite an older record if TRIGGER MODE is set to "Automatic Overwrite".


Set the **TRIGGER POSITION** to a percentage of the total buffer size (e.g. 10%, 50%, 75%, etc.). A trigger position of 25% consists of 25% pre- and 75% post-trigger data. The **TRIGGER SOURCE** is always captured in oscillography and may be any FlexLogic[™] parameter (element state, contact input, virtual output, etc.). The relay sampling rate is 64 samples per cycle.

The **AC INPUT WAVEFORMS** setting determines the sampling rate at which AC input signals (i.e. current and voltage) are stored. Reducing the sampling rate allows longer records to be stored. This setting has no effect on the internal sampling rate of the relay which is always 64 samples per cycle, i.e. it has no effect on the fundamental calculations of the device.

When changes are made to the oscillography settings, all existing oscillography records will be CLEARED.

b) DIGITAL CHANNELS


PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ⊕ OSCILLOGRAPHY ⇒ ⊕ DIGITAL CHANNELS



A **DIGITAL CHANNEL** setting selects the FlexLogic[™] operand state recorded in an oscillography trace. The length of each oscillography trace depends in part on the number of parameters selected here. Parameters set to "Off" are ignored. Upon startup, the relay will automatically prepare the parameter list.

c) ANALOG CHANNELS

PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ^① OSCILLOGRAPHY ⇒ ^① ANALOG CHANNELS



An **ANALOG CHANNEL** setting selects the metering actual value recorded in an oscillography trace. The length of each oscillography trace depends in part on the number of parameters selected here. Parameters set to "Off" are ignored. The parameters available in a given relay are dependent on: (a) the type of relay, (b) the type and number of CT/VT hardware modules installed, and (c) the type and number of Analog Input hardware modules installed. Upon startup, the relay will automatically prepare the parameter list. A list of all possible analog metering actual value parameters is presented in Appendix A: *FlexAnalog Parameters*. The parameter index number shown in any of the tables is used to expedite the selection of the parameter on the relay display. It can be quite time-consuming to scan through the list of parameters via the relay keypad/display - entering this number via the relay keypad will cause the corresponding parameter to be displayed.

5


All eight CT/VT module channels are stored in the oscillography file. The CT/VT module channels are named as follows:

<slot_letter><terminal_number>--<l or V><phase A, B, or C, or 4th input>

The fourth current input in a bank is called IG, and the fourth voltage input in a bank is called VX. For example, F2-IB designates the IB signal on Terminal 2 of the CT/VT module in slot F. If there are no CT/VT modules and Analog Input modules, no analog traces will appear in the file; only the digital traces will appear.

5.2.9 DATA LOGGER

PATH: SETTINGS \Rightarrow \bigcirc PRODUCT SETUP \Rightarrow \bigcirc DATA LOGGER



The data logger samples and records up to 16 analog parameters at a user-defined sampling rate. This recorded data may be downloaded to EnerVista UR Setup and displayed with *parameters* on the vertical axis and *time* on the horizontal axis. All data is stored in non-volatile memory, meaning that the information is retained when power to the relay is lost.

For a fixed sampling rate, the data logger can be configured with a few channels over a long period or a larger number of channels for a shorter period. The relay automatically partitions the available memory between the channels in use. Example storage capacities for a system frequency of 60 Hz are shown in the following table.

Table 5–2: DATA LOGGER STORAGE CAPACITY EXAMPLE

SAMPLING RATE	CHANNELS	DAYS	STORAGE CAPACITY
15 ms	1	0.1	954 s
	8	0.1	120 s
	9	0.1	107 s
	16	0.1	60 s
1000 ms	1	0.7	65457 s
	8	0.1	8182 s
	9	0.1	7273 s
	16	0.1	4091 s
60000 ms	1	45.4	3927420 s
	8	5.6	490920 s
	9	5	436380 s
	16	2.8	254460 s
3600000 ms	1	2727.5	235645200 s
	8	340.9	29455200 s
	9	303	26182800 s




Changing any setting affecting Data Logger operation will clear any data that is currently in the log.

DATA LOGGER MODE: This setting configures the mode in which the data logger will operate. When set to "Continuous", the data logger will actively record any configured channels at the rate as defined by the DATA LOGGER RATE. The data logger will be idle in this mode if no channels are configured. When set to "Trigger", the data logger will begin to record any configured channels at the instance of the rising edge of the DATA LOGGER TRIGGER source FlexLogicTM operand. The Data Logger will ignore all subsequent triggers and will continue to record data until the active record is full. Once the data logger is full a CLEAR DATA LOGGER Command is required to clear the data logger record before a new record can be started. Performing the CLEAR DATA LOGGER command will also stop the current record and reset the data logger to be ready for the next trigger.

- DATA LOGGER TRIGGER: This setting selects the signal used to trigger the start of a new data logger record. Any
 FlexLogic[™] operand can be used as the trigger source. The DATA LOGGER TRIGGER setting only applies when the
 mode is set to "Trigger".
- DATA LOGGER RATE: This setting selects the time interval at which the actual value data will be recorded.
- DATA LOGGER CHNL 1(16): This setting selects the metering actual value that is to be recorded in Channel 1(16) of the data log. The parameters available in a given relay are dependent on: the type of relay, the type and number of CT/ VT hardware modules installed, and the type and number of Analog Input hardware modules installed. Upon startup, the relay will automatically prepare the parameter list. A list of all possible analog metering actual value parameters is shown in Appendix A: *FlexAnalog Parameters*. The parameter index number shown in any of the tables is used to expedite the selection of the parameter on the relay display. It can be quite time-consuming to scan through the list of parameters via the relay keypad/display entering this number via the relay keypad will cause the corresponding parameter to be displayed.
- DATA LOGGER CONFIG: This display presents the total amount of time the Data Logger can record the channels not selected to "Off" without over-writing old data.

5.2.10 DEMAND



PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ↓ DEMAND

The relay measures current demand on each phase, and three-phase demand for real, reactive, and apparent power. Current and Power methods can be chosen separately for the convenience of the user. Settings are provided to allow the user to emulate some common electrical utility demand measuring techniques, for statistical or control purposes. If the **CRNT DEMAND METHOD** is set to "Block Interval" and the **DEMAND TRIGGER** is set to "Off", Method 2 is used (see below). If **DEMAND TRIGGER** is assigned to any other FlexLogic[™] operand, Method 2a is used (see below).

The relay can be set to calculate demand by any of three methods as described below:

CALCULATION METHOD 1: THERMAL EXPONENTIAL


This method emulates the action of an analog peak recording thermal demand meter. The relay measures the quantity (RMS current, real power, reactive power, or apparent power) on each phase every second, and assumes the circuit quantity remains at this value until updated by the next measurement. It calculates the 'thermal demand equivalent' based on the following equation:

$$d(t) = D(1 - e^{-kt})$$
 (EQ 5.6)

where: d = demand value after applying input quantity for time *t* (in minutes)

D = input quantity (constant), and k = 2.3 / thermal 90% response time.

The 90% thermal response time characteristic of 15 minutes is illustrated below. A setpoint establishes the time to reach 90% of a steady-state value, just as the response time of an analog instrument. A steady state value applied for twice the response time will indicate 99% of the value.





CALCULATION METHOD 2: BLOCK INTERVAL

This method calculates a linear average of the quantity (RMS current, real power, reactive power, or apparent power) over the programmed demand time interval, starting daily at 00:00:00 (i.e. 12:00 am). The 1440 minutes per day is divided into the number of blocks as set by the programmed time interval. Each new value of demand becomes available at the end of each time interval.

CALCULATION METHOD 2a: BLOCK INTERVAL (with Start Demand Interval Logic Trigger)

This method calculates a linear average of the quantity (RMS current, real power, reactive power, or apparent power) over the interval between successive Start Demand Interval logic input pulses. Each new value of demand becomes available at the end of each pulse. Assign a FlexLogic[™] operand to the **DEMAND TRIGGER** setting to program the input for the new demand interval pulses.

Ę

5

If no trigger is assigned in the **DEMAND TRIGGER** setting and the **CRNT DEMAND METHOD** is "Block Interval", use calculating method #2. If a trigger is assigned, the maximum allowed time between 2 trigger signals is 60 minutes. If no trigger signal appears within 60 minutes, demand calculations are performed and available and the algorithm resets and starts the new cycle of calculations. The minimum required time for trigger contact closure is 20 us.


CALCULATION METHOD 3: ROLLING DEMAND

This method calculates a linear average of the quantity (RMS current, real power, reactive power, or apparent power) over the programmed demand time interval, in the same way as Block Interval. The value is updated every minute and indicates the demand over the time interval just preceding the time of update.

5.2.11 USER-PROGRAMMABLE LEDS

a) MAIN MENU


PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ^① USER-PROGRAMMABLE LEDS



5 SETTINGS

b) LED TEST

PATH: SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow \bigcirc USER-PROGRAMMABLE LEDS \Rightarrow LED TEST



When enabled, the LED Test can be initiated from any digital input or user-programmable condition such as user-programmable pushbutton. The control operand is configured under the LED TEST CONTROL setting. The test covers all LEDs, including the LEDs of the optional user-programmable pushbuttons.

The test consists of three stages.

Stage 1: All 62 LEDs on the relay are illuminated. This is a quick test to verify if any of the LEDs is "burned". This stage lasts as long as the control input is on, up to a maximum of 1 minute. After 1 minute, the test will end.

Stage 2: All the LEDs are turned off, and then one LED at a time turns on for 1 second, then back off. The test routine starts at the top left panel, moving from the top to bottom of each LED column. This test checks for hardware failures that lead to more than one LED being turned on from a single logic point. This stage can be interrupted at any time.

Stage 3: All the LEDs are turned on. One LED at a time turns off for 1 second, then back on. The test routine starts at the top left panel moving from top to bottom of each column of the LEDs. This test checks for hardware failures that lead to more than one LED being turned off from a single logic point. This stage can be interrupted at any time.

When testing is in progress, the LEDs are controlled by the test sequence, rather than the protection, control, and monitoring features. However, the LED control mechanism accepts all the changes to LED states generated by the relay and stores the actual LED states (On or Off) in memory. When the test completes, the LEDs reflect the actual state resulting from relay response during testing. The Reset pushbutton will not clear any targets when the LED Test is in progress.

A dedicated FlexLogic[™] operand, LED TEST IN PROGRESS, is set for the duration of the test. When the test sequence is initiated, the LED Test Initiated event is stored in the Event Recorder.

The entire test procedure is user-controlled. In particular, Stage 1 can last as long as necessary, and Stages 2 and 3 can be interrupted. The test responds to the position and rising edges of the control input defined by the **LED TEST CONTROL** setting. The control pulses must last at least 250 ms to take effect. The following diagram explains how the test is executed.




Figure 5–3: LED TEST SEQUENCE

APPLICATION EXAMPLE 1:

Assume one needs to check if any of the LEDs is "burned" through User-Programmable Pushbutton 1. The following settings should be applied. Configure User-Programmable Pushbutton 1 by making the following entries in the SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow USER-PROGRAMMABLE PUSHBUTTONS \Rightarrow USER PUSHBUTTON 1 menu:

PUSHBUTTON 1 FUNCTION: "Self-reset" PUSHBTN 1 DROP-OUT TIME: "0.10 s"

Configure the LED test to recognize User-Programmable Pushbutton 1 by making the following entries in the SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow USER-PROGRAMMABLE LEDS \Rightarrow LED TEST menu:

LED TEST FUNCTION: "Enabled" LED TEST CONTROL: "PUSHBUTTON 1 ON"

The test will be initiated when the User-Programmable Pushbutton 1 is pressed. The pushbutton should remain pressed for as long as the LEDs are being visually inspected. When finished, the pushbutton should be released. The relay will then automatically start Stage 2. At this point forward, test may be aborted by pressing the pushbutton.


APPLICATION EXAMPLE 2:

Assume one needs to check if any LEDs are "burned" as well as exercise one LED at a time to check for other failures. This is to be performed via User-Programmable Pushbutton 1.

After applying the settings in Application Example 1, hold down the pushbutton as long as necessary to test all LEDs. Next, release the pushbutton to automatically start Stage 2. Once Stage 2 has started, the pushbutton can be released. When Stage 2 is completed, Stage 3 will automatically start. The test may be aborted at any time by pressing the pushbutton.

c) TRIP AND ALARM LEDS


$\textbf{PATH: SETTINGS} \Leftrightarrow \textbf{PRODUCT SETUP} \Leftrightarrow \textsf{USER-PROGRAMMABLE LEDS} \Leftrightarrow \textsf{UTRIP & ALARM LEDS}$



The Trip and Alarm LEDs are on LED Panel 1. Each indicator can be programmed to become illuminated when the selected FlexLogic[™] operand is in the Logic 1 state.

d) USER-PROGRAMMABLE LED 1(48)

PATH: SETTINGS ⇔ PRODUCT SETUP ⇔ USER-PROGRAMMABLE LEDS ⇔ USER-PROGRAMMABLE LED 1(48)



There are 48 amber LEDs across the relay faceplate LED panels. Each of these indicators can be programmed to illuminate when the selected FlexLogic[™] operand is in the Logic 1 state.

LEDs 1 through 24 inclusive are on LED Panel 2; LEDs 25 through 48 inclusive are on LED Panel 3.


Refer to the LED Indicators section in Chapter 4 for the locations of these indexed LEDs. This menu selects the operands to control these LEDs. Support for applying user-customized labels to these LEDs is provided. If the LED X TYPE setting is "Self-Reset" (default setting), the LED illumination will track the state of the selected LED operand. If the LED X TYPE setting is 'Latched', the LED, once lit, remains so until reset by the faceplate RESET button, from a remote device via a communications channel, or from any programmed operand, even if the LED operand state de-asserts.

Table 5–3: RECOMMENDED SETTINGS FOR LED PANEL 2 LABELS

SETTING	PARAMETER	SETTING	PARAMETER
LED 1 Operand	SETTING GROUP ACT 1	LED 13 Operand	Off
LED 2 Operand	SETTING GROUP ACT 2	LED 14 Operand	BREAKER 2 OPEN
LED 3 Operand	SETTING GROUP ACT 3	LED 15 Operand	BREAKER 2 CLOSED
LED 4 Operand	SETTING GROUP ACT 4	LED 16 Operand	BREAKER 2 TROUBLE
LED 5 Operand	SETTING GROUP ACT 5	LED 17 Operand	SYNC 1 SYNC OP
LED 6 Operand	SETTING GROUP ACT 6	LED 18 Operand	SYNC 2 SYNC OP
LED 7 Operand	Off	LED 19 Operand	Off
LED 8 Operand	Off	LED 20 Operand	Off
LED 9 Operand	BREAKER 1 OPEN	LED 21 Operand	AR ENABLED
LED 10 Operand	BREAKER 1 CLOSED	LED 22 Operand	AR DISABLED
LED 11 Operand	BREAKER 1 TROUBLE	LED 23 Operand	AR RIP
LED 12 Operand	Off	LED 24 Operand	AR LO

Refer to the Control of Setting Groups example in the Control Elements section of this chapter for group activation.

5.2.12 USER-PROGRAMMABLE SELF-TESTS



PATH: SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow \bigcirc USER-PROGRAMMABLE SELF TESTS

All major self-test alarms are reported automatically with their corresponding FlexLogic[™] operands, events, and targets. Most of the Minor Alarms can be disabled if desired.

When in the "Disabled" mode, minor alarms will not assert a FlexLogic[™] operand, write to the event recorder, display target messages. Moreover, they will not trigger the **ANY MINOR ALARM** or **ANY SELF-TEST** messages. When in the "Enabled" mode, minor alarms continue to function along with other major and minor alarms. Refer to the *Relay Self-Tests* section in Chapter 7 for additional information on major and minor self-test alarms.

5.2 PRODUCT SETUP

5 SETTINGS

5.2.13 CONTROL PUSHBUTTONS

PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ⊕ CONTROL PUSHBUTTONS ⇒ CONTROL PUSHBUTTON 1(7)

CONTROLPUSHBUTTON 1	CONTROL PUSHBUTTON 1 FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	CONTROL PUSHBUTTON 1 EVENTS: Disabled	Range:	Disabled, Enabled

The three standard pushbuttons located on the top left panel of the faceplate are user-programmable and can be used for various applications such as performing an LED test, switching setting groups, and invoking and scrolling though user-programmable displays, etc. Firmware revisions 3.2x and older use these three pushbuttons for manual breaker control. This functionality has been retained – if the Breaker Control feature is configured to use the three pushbuttons, they cannot be used as user-programmable control pushbuttons. The location of the control pushbuttons in the following figure.

An additional four control pushbuttons are included when the L90 is ordered with twelve user programmable pushbuttons.




Figure 5–4: CONTROL PUSHBUTTONS

Control pushbuttons are not typically used for critical operations and are not protected by the control password. However, by supervising their output operands, the user can dynamically enable or disable control pushbuttons for security reasons.

Each control pushbutton asserts its own FlexLogic[™] operand, CONTROL PUSHBTN 1(7) ON. These operands should be configured appropriately to perform the desired function. The operand remains asserted as long as the pushbutton is pressed and resets when the pushbutton is released. A dropout delay of 100 ms is incorporated to ensure fast pushbutton manipulation will be recognized by various features that may use control pushbuttons as inputs.

An event is logged in the Event Record (as per user setting) when a control pushbutton is pressed; no event is logged when the pushbutton is released. The faceplate keys (including control keys) cannot be operated simultaneously – a given key must be released before the next one can be pressed.

The control pushbuttons become user-programmable only if the Breaker Control feature is not configured for manual control via the User 1 through 3 pushbuttons as shown below. If configured for manual control, Breaker Control typically uses the larger, optional user-programmable pushbuttons, making the control pushbuttons available for other user applications.





Figure 5–5: CONTROL PUSHBUTTON LOGIC

5

5.2.14 USER-PROGRAMMABLE PUSHBUTTONS



The L90 has 12 optional user-programmable pushbuttons available, each configured via 12 identical menus. The pushbuttons provide an easy and error-free method of manually entering digital information (On, Off) into FlexLogic[™] equations as well as protection and control elements. Typical applications include breaker control, autorecloser blocking, ground protection blocking, and setting groups changes.

The user-configurable pushbuttons are shown below. They can be custom labeled with a factory-provided template, available online at <u>http://www.GEmultilin.com</u>.




Figure 5-6: USER-PROGRAMMABLE PUSHBUTTONS

Each pushbutton asserts its own On and Off FlexLogic[™] operands, respectively. FlexLogic[™] operands should be used to program desired pushbutton actions. The operand names are PUSHBUTTON 1 ON and PUSHBUTTON 1 OFF.

A pushbutton may be programmed to latch or self-reset. An indicating LED next to each pushbutton signals the present status of the corresponding "On" FlexLogic[™] operand. When set to "Latched", the state of each pushbutton is stored in nonvolatile memory which is maintained during any supply power loss.

Pushbuttons states can be logged by the Event Recorder and displayed as target messages. User-defined messages can also be associated with each pushbutton and displayed when the pushbutton is ON.

PUSHBUTTON 1 FUNCTION: This setting selects the characteristic of the pushbutton. If set to "Disabled", the pushbutton is deactivated and the corresponding FlexLogic[™] operands (both "On" and "Off") are de-asserted. If set to "Self-reset", the control logic of the pushbutton asserts the "On" corresponding FlexLogic[™] operand as long as the pushbutton is being pressed. As soon as the pushbutton is released, the FlexLogic[™] operand is de-asserted. The "Off" operand is asserted/de-asserted accordingly.

If set to "Latched", the control logic alternates the state of the corresponding FlexLogic[™] operand between "On" and "Off" on each push of the button. When operating in "Latched" mode, FlexLogic[™] operand states are stored in non-volatile memory. Should power be lost, the correct pushbutton state is retained upon subsequent power up of the relay.

5 SETTINGS

- PUSHBTN 1 ID TEXT: This setting specifies the top 20-character line of the user-programmable message and is
 intended to provide ID information of the pushbutton. Refer to the User-Definable Displays section for instructions on
 how to enter alphanumeric characters from the keypad.
- PUSHBTN 1 ON TEXT: This setting specifies the bottom 20-character line of the user-programmable message and is displayed when the pushbutton is in the "on" position. Refer to the User-Definable Displays section for instructions on entering alphanumeric characters from the keypad.
- **PUSHBTN 1 OFF TEXT:** This setting specifies the bottom 20-character line of the user-programmable message and is displayed when the pushbutton is activated from the On to the Off position and the **PUSHBUTTON 1 FUNCTION** is "Latched". This message is not displayed when the **PUSHBUTTON 1 FUNCTION** is "Self-reset" as the pushbutton operand status is implied to be "Off" upon its release. All user text messaging durations for the pushbuttons are configured with the **PRODUCT SETUP** ⇒ USPLAY PROPERTIES ⇒ FLASH MESSAGE TIME setting.
- PUSHBTN 1 DROP-OUT TIME: This setting specifies a drop-out time delay for a pushbutton in the self-reset mode. A typical applications for this setting is providing a select-before-operate functionality. The selecting pushbutton should have the drop-out time set to a desired value. The operating pushbutton should be logically ANDed with the selecting pushbutton in FlexLogic[™]. The selecting pushbutton LED remains on for the duration of the drop-out time, signaling the time window for the intended operation.


For example, consider a relay with the following settings: **PUSHBTN 1 ID TEXT**: "AUTORECLOSER", **PUSHBTN 1 ON TEXT**: "DISABLED - CALL 2199", and **PUSHBTN 1 OFF TEXT**: "ENABLED". When Pushbutton 1 changes its state to the "On" position, the following **AUTOCLOSER DISABLED – Call 2199** message is displayed: When Pushbutton 1 changes its state to the "Off" position, the message will change to **AUTORECLOSER ENABLED**.



User-programmable pushbuttons require a type HP relay faceplate. If an HP-type faceplate was ordered separately, the relay order code must be changed to indicate the HP faceplate option. This can be done via EnerVista UR Setup with the **Maintenance > Enable Pushbutton** command.

5.2.15 FLEX STATE PARAMETERS

PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ↓ FLEX STATE PARAMETERS




This feature provides a mechanism where any of 256 selected FlexLogic[™] operand states can be used for efficient monitoring. The feature allows user-customized access to the FlexLogic[™] operand states in the relay. The state bits are packed so that 16 states may be read out in a single Modbus register. The state bits can be configured so that all of the states which are of interest to the user are available in a minimum number of Modbus registers.

The state bits may be read out in the "Flex States" register array beginning at Modbus address 900 hex. 16 states are packed into each register, with the lowest-numbered state in the lowest-order bit. There are 16 registers in total to accommodate the 256 state bits.

5.2.16 USER-DEFINABLE DISPLAYS

a) MAIN MENU





This menu provides a mechanism for manually creating up to 16 user-defined information displays in a convenient viewing sequence in the **USER DISPLAYS** menu (between the **TARGETS** and **ACTUAL VALUES** top-level menus). The sub-menus facilitate text entry and Modbus Register data pointer options for defining the User Display content.

Once programmed, the user-definable displays can be viewed in two ways.


- KEYPAD: Use the Menu key to select the USER DISPLAYS menu item to access the first user-definable display (note that only the programmed screens are displayed). The screens can be scrolled using the Up and Down keys. The display disappears after the default message time-out period specified by the PRODUCT SETUP ⇒ ♣ DISPLAY PROPERTIES ⇒ ♣ DEFAULT MESSAGE TIMEOUT setting.
- USER-PROGRAMMABLE CONTROL INPUT: The user-definable displays also respond to the INVOKE AND SCROLL setting. Any FlexLogic[™] operand (in particular, the user-programmable pushbutton operands), can be used to navigate the programmed displays.

On the rising edge of the configured operand (such as when the pushbutton is pressed), the displays are invoked by showing the last user-definable display shown during the previous activity. From this moment onward, the operand acts exactly as the Down key and allows scrolling through the configured displays. The last display wraps up to the first one. The INVOKE AND SCROLL input and the Down keypad key operate concurrently.

When the default timer expires (set by the **DEFAULT MESSAGE TIMEOUT** setting), the relay will start to cycle through the user displays. The next activity of the **INVOKE AND SCROLL** input stops the cycling at the currently displayed user display, not at the first user-defined display. The **INVOKE AND SCROLL** pulses must last for at least 250 ms to take effect.

b) USER DISPLAY 1(16)

PATH: SETTINGS ⇔ PRODUCT SETUP ⇔ ↓ USER-DEFINABLE DISPLAYS ⇔ USER DISPLAY 1(16)



Any existing system display can be automatically copied into an available user display by selecting the existing display and pressing the **ENTER** key. The display will then prompt **ADD TO USER DISPLAY LIST?**. After selecting "Yes", a message indicates that the selected display has been added to the user display list. When this type of entry occurs, the sub-menus are automatically configured with the proper content – this content may subsequently be edited.

This menu is used **to enter** user-defined text and/or user-selected Modbus-registered data fields into the particular user display. Each user display consists of two 20-character lines (top and bottom). The tilde (\sim) character is used to mark the start of a data field - the length of the data field needs to be accounted for. Up to 5 separate data fields (ITEM 1(5)) can be entered in a user display - the *n*th tilde (\sim) refers to the *n*th item.

A User Display may be entered from the faceplate keypad or the EnerVista UR Setup interface (preferred for convenience). The following procedure shows how to enter text characters in the top and bottom lines from the faceplate keypad:

- 1. Select the line to be edited.
- 2. Press the 🛄 key to enter text edit mode.
- 3. Use either Value key to scroll through the characters. A space is selected like a character.
- 4. Press the 🛄 key to advance the cursor to the next position.
- 5. Repeat step 3 and continue entering characters until the desired text is displayed.
- 6. The **HELP** key may be pressed at any time for context sensitive help information.
- 7. Press the **ENTER** key to store the new settings.

To enter a numerical value for any of the 5 items (the *decimal form* of the selected Modbus address) from the faceplate keypad, use the number keypad. Use the value of '0' for any items not being used. Use the HELP key at any selected system display (setting, actual value, or command) which has a Modbus address, to view the *hexadecimal form* of the Modbus address, then manually convert it to decimal form before entering it (EnerVista UR Setup usage conveniently facilitates this conversion).

Use the **MENU** key to go to the user displays menu **to view** the user-defined content. The current user displays will show in sequence, changing every 4 seconds. While viewing a user display, press the **ENTER** key and then select the 'Yes" option **to remove** the display from the user display list. Use the **MENU** key again **to exit** the user displays menu.


An example User Display setup and result is shown below:

■ USER DISPLAY 1		DISP 1 TOP LINE: Current X ~ A	Shows user-defined text with first Tilde marker.
MESSAGE		DISP 1 BOTTOM LINE: Current Y ~ A	Shows user-defined text with second Tilde marker.
MESSAGE		DISP 1 ITEM 1: 6016	Shows decimal form of user-selected Modbus Register Address, corresponding to first Tilde marker.
MESSAGE		DISP 1 ITEM 2: 6357	Shows decimal form of user-selected Modbus Register Address, corresponding to 2nd Tilde marker.
MESSAGE		DISP 1 ITEM 3: 0	This item is not being used - there is no corresponding Tilde marker in Top or Bottom lines.
MESSAGE		DISP 1 ITEM 4: 0	This item is not being used - there is no corresponding Tilde marker in Top or Bottom lines.
MESSAGE		DISP 1 ITEM 5: 0	This item is not being used - there is no corresponding Tilde marker in Top or Bottom lines.
USER DISPLAYS	\rightarrow	Current X 0.850 A Current Y 0.327 A	Shows the resultant display content.

5.2 PRODUCT SETUP

5.2.17 INSTALLATION

PATH: SETTINGS ⇒ PRODUCT SETUP ⇒ ↓ INSTALLATION




To safeguard against the installation of a relay without any entered settings, the unit will not allow signaling of any output relay until RELAY SETTINGS is set to "Programmed". This setting is defaulted to "Not Programmed" when at the factory. The UNIT NOT PROGRAMMED self-test error message is displayed until the relay is put into the "Programmed" state.

The RELAY NAME setting allows the user to uniquely identify a relay. This name will appear on generated reports. This name is also used to identify specific devices which are engaged in automatically sending/receiving data over the Ethernet communications channel using the IEC 61850 protocol.

5.3.1 AC INPUTS

a) CURRENT BANKS

PATH: SETTINGS ⇔ [‡] SYSTEM SETUP ⇒ AC INPUTS ⇒ CURRENT BANK F1(L5)



NOTE

Because energy parameters are accumulated, these values should be recorded and then reset immediately prior to changing CT characteristics.

Four banks of phase/ground CTs can be set, where the current banks are denoted in the following format (*X* represents the module slot position letter):

Xa, where *X* = {**F**, **L**} and *a* = {**1**, **5**}.

See the Introduction to AC Sources section at the beginning of this chapter for additional details.

These settings are critical for all features that have settings dependent on current measurements. When the relay is ordered, the CT module must be specified to include a standard or sensitive ground input. As the phase CTs are connected in Wye (star), the calculated phasor sum of the three phase currents (IA + IB + IC = Neutral Current = 3Io) is used as the input for the neutral overcurrent elements. In addition, a zero-sequence (core balance) CT which senses current in all of the circuit primary conductors, or a CT in a neutral grounding conductor may also be used. For this configuration, the ground CT primary rating must be entered. To detect low level ground fault currents, the sensitive ground input may be used. In this case, the sensitive ground CT primary rating must be entered. Refer to Chapter 3 for more details on CT connections.

Enter the rated CT primary current values. For both 1000:5 and 1000:1 CTs, the entry would be 1000. For correct operation, the CT secondary rating must match the setting (which must also correspond to the specific CT connections used).

The following example illustrates how multiple CT inputs (current banks) are summed as one source current. Given If the following current banks:

F1: CT bank with 500:1 ratio; F5: CT bank with 1000: ratio

The following rule applies:


$$SRC 1 = F1 + F5 + L1$$
 (EQ 5.7)

1 pu is the highest primary current. In this case, 1000 is entered and the secondary current from the 500:1 ratio CT will be adjusted to that created by a 1000:1 CT before summation. If a protection element is set up to act on SRC 1 currents, then a pickup level of 1 pu will operate on 1000 A primary.

The same rule applies for current sums from CTs with different secondary taps (5 A and 1 A).

b) VOLTAGE BANKS





Because energy parameters are accumulated, these values should be recorded and then reset immediately prior to changing VT characteristics.

Two banks of phase/auxiliary VTs can be set, where voltage banks are denoted in the following format (*X* represents the module slot position letter):

Xa, where $X = \{F, L\}$ and $a = \{5\}$.

See the Introduction to AC Sources section at the beginning of this chapter for additional details.

With VTs installed, the relay can perform voltage measurements as well as power calculations. Enter the **PHASE VT F5 CON-NECTION** made to the system as "Wye" or "Delta". An open-delta source VT connection would be entered as "Delta". See the *Typical Wiring Diagram* in Chapter 3 for details.




The nominal PHASE VT F5 SECONDARY voltage setting is the voltage across the relay input terminals when nominal voltage is applied to the VT primary.

For example, on a system with a 13.8 kV nominal primary voltage and with a 14400:120 volt VT in a Delta connection, the secondary voltage would be 115, i.e. $(13800 / 14400) \times 120$. For a Wye connection, the voltage value entered must be the phase to neutral voltage which would be $115 / \sqrt{3} = 66.4$.

On a 14.4 kV system with a Delta connection and a VT primary to secondary turns ratio of 14400:120, the voltage value entered would be 120, i.e. 14400 / 120.

5.3.2 POWER SYSTEM

PATH: SETTINGS $\Rightarrow 0$ SYSTEM SETUP $\Rightarrow 0$ POWER SYSTEM



The power system **NOMINAL FREQUENCY** value is used as a default to set the digital sampling rate if the system frequency cannot be measured from available signals. This may happen if the signals are not present or are heavily distorted. Before reverting to the nominal frequency, the frequency tracking algorithm holds the last valid frequency measurement for a safe period of time while waiting for the signals to reappear or for the distortions to decay.

The phase sequence of the power system is required to properly calculate sequence components and power parameters. The **PHASE ROTATION** setting matches the power system phase sequence. Note that this setting informs the relay of the actual system phase sequence, either ABC or ACB. CT and VT inputs on the relay, labeled as A, B, and C, must be connected to system phases A, B, and C for correct operation.

The **FREQUENCY AND PHASE REFERENCE** setting determines which signal source is used (and hence which AC signal) for phase angle reference. The AC signal used is prioritized based on the AC inputs that are configured for the signal source: phase voltages takes precedence, followed by auxiliary voltage, then phase currents, and finally ground current.

For three phase selection, phase A is used for angle referencing ($V_{\text{ANGLE REF}} = V_A$), while Clarke transformation of the phase signals is used for frequency metering and tracking ($V_{\text{FREQUENCY}} = (2V_A - V_B - V_C)/3$) for better performance during fault, open pole, and VT and CT fail conditions.

The phase reference and frequency tracking AC signals are selected based upon the Source configuration, regardless of whether or not a particular signal is actually applied to the relay.

Phase angle of the reference signal will always display zero degrees and all other phase angles will be relative to this signal. If the pre-selected reference signal is not measurable at a given time, the phase angles are not referenced.

The phase angle referencing is done via a phase locked loop, which can synchronize independent UR-series relays if they have the same AC signal reference. These results in very precise correlation of time tagging in the event recorder between different UR-series relays provided the relays have an IRIG-B connection.



FREQUENCY TRACKING should only be set to "Disabled" in very unusual circumstances; consult the factory for special variable-frequency applications.



The nominal system frequency should be selected as 50 Hz or 60 Hz only. The **FREQUENCY AND PHASE REFERENCE** setting, used as a reference for calculating all angles, must be identical for all terminals. Whenever the 87L function is "Enabled", the frequency tracking function is disabled, and frequency tracking is driven by the L90 algorithm (see the *Theory of Operation* chapter). Whenever the 87L function is "Disabled", the frequency tracking mechanism reverts to the UR-series mechanism which uses the **FREQUENCY TRACKING** setting to provide frequency tracking for all other elements and functions.

5.3.3 SIGNAL SOURCES

FAIL SETTINGS - V STOTEM SET			
SOURCE 1	SOURCE 1 NAME: SRC 1	Range:	up to 6 alphanumeric characters
MESSAGE	SOURCE 1 PHASE CT: None	Range:	None, F1, F5, F1+F5, up to a combination of any 6 CTs. Only Phase CT inputs are displayed.
MESSAGE	SOURCE 1 GROUND CT: None	Range:	None, F1, F5, F1+F5, up to a combination of any 6 CTs. Only Ground CT inputs are displayed.
MESSAGE	SOURCE 1 PHASE VT: None	Range:	None, F1, F5, L1, L5 Only phase voltage inputs will be displayed.
MESSAGE	SOURCE 1 AUX VT: None	Range:	None, F1, F5, L1, L5 Only auxiliary voltage inputs will be displayed.

DATH: SETTINGS CAL SYSTEM SETUR CAL SIGNAL SOURCES CA SOURCE 1/4)

Four identical source menus are available. The "SRC 1" text can be replaced by with a user-defined name appropriate for the associated source.

"F" and "L" represent the module slot position. The number directly following these letters represents either the first bank of four channels (1, 2, 3, 4) called "1" or the second bank of four channels (5, 6, 7, 8) called "5" in a particular CT/VT module. Refer to the *Introduction to AC Sources* section at the beginning of this chapter for additional details on this concept.

It is possible to select the sum of up to six (6) CTs. The first channel displayed is the CT to which all others will be referred. For example, the selection "F1+F5" indicates the sum of each phase from channels "F1" and "F5", scaled to whichever CT has the higher ratio. Selecting "None" hides the associated actual values.

The approach used to configure the AC sources consists of several steps; first step is to specify the information about each CT and VT input. For CT inputs, this is the nominal primary and secondary current. For VTs, this is the connection type, ratio and nominal secondary voltage. Once the inputs have been specified, the configuration for each source is entered, including specifying which CTs will be summed together.

User Selection of AC Parameters for Comparator Elements:

CT/VT modules automatically calculate all current and voltage parameters from the available inputs. Users must select the specific input parameters to be measured by every element in the relevant settings menu. The internal design of the element specifies which type of parameter to use and provides a setting for source selection. In elements where the parameter may be either fundamental or RMS magnitude, such as phase time overcurrent, two settings are provided. One setting specifies the source, the second setting selects between fundamental phasor and RMS.

AC Input Actual Values:

The calculated parameters associated with the configured voltage and current inputs are displayed in the current and voltage sections of actual values. Only the phasor quantities associated with the actual AC physical input channels will be displayed here. All parameters contained within a configured source are displayed in the sources section of the actual values.

DISTURBANCE DETECTORS (INTERNAL):

The 50DD element is a sensitive current disturbance detector that detects any disturbance on the protected system. 50DD is intended for use in conjunction with measuring elements, blocking of current based elements (to prevent maloperation as a result of the wrong settings), and starting oscillography data capture. A disturbance detector is provided for each Source.

The 50DD function responds to the changes in magnitude of the sequence currents. The disturbance detector scheme logic is as follows:





Figure 5–7: DISTURBANCE DETECTOR LOGIC DIAGRAM

The disturbance detector responds to the change in currents of twice the current cut-off level. The default cut-off threshold is 0.02 pu; thus by default the disturbance detector responds to a change of 0.04 pu. The metering sensitivity setting (PROD-UCT SETUP A DISPLAY PROPERTIES A CURRENT CUT-OFF LEVEL) controls the sensitivity of the disturbance detector accordingly.

An example of the use of sources, with a relay with two CT/VT modules, is shown in the diagram below. A relay could have the following hardware configuration:

INCREASING SLOT POSITION LETTER>				
CT/VT MODULE 1	CT/VT MODULE 2	CT/VT MODULE 3		
CTs	VTs	not applicable		

5



This configuration could be used on a two winding transformer, with one winding connected into a breaker-and-a-half system. The following figure shows the arrangement of sources used to provide the functions required in this application, and the CT/VT inputs that are used to provide the data.




Figure 5-8: EXAMPLE USE OF SOURCES

5.3.4 L90 POWER SYSTEM


■ L90 POWER SYSTEM	NUMBER OF TERMINALS: 2	Range:	2, 3
MESSAGE	NUMBER OF CHANNELS: 1	Range:	1, 2
MESSAGE	CHARGING CURRENT COMPENSATN: Disabled	Range:	Disabled, Enabled
MESSAGE	POS SEQ CAPACITIVE REACTANCE: 0.100 k Ω	Range:	0.100 to 65.535 $k\Omega$ in steps of 0.001
MESSAGE	ZERO SEQ CAPACITIVE REACTANCE: 0.100 k Ω	Range:	0.100 to 65.535 $k\Omega$ in steps of 0.001
MESSAGE	ZERO SEQ CURRENT REMOVAL: Disabled	Range:	Disabled, Enabled
MESSAGE	LOCAL RELAY ID NUMBER: 0	Range:	0 to 255 in steps of 1
MESSAGE	TERMINAL 1 RELAY ID NUMBER: 0	Range:	0 to 255 in steps of 1
MESSAGE	TERMINAL 2 RELAY ID NUMBER: 0	Range:	0 to 255 in steps of 1
MESSAGE	CHNL ASYM COMP: Off	Range:	FlexLogic™ operand
MESSAGE	BLOCK GPS TIME REF: Off	Range:	FlexLogic™ operand
MESSAGE	MAX CHNL ASYMMETRY: 1.5 ms	Range:	0.0 to 10.0 ms in steps of 0.1
MESSAGE	ROUND TRIP TIME CHANGE: 1.5 ms	Range:	0.0 to 10.0 ms in steps of 0.1

PATH: SETTINGS ⇒ ^① POWER SYSTEM ⇒ ^① L90 POWER SYSTEM

Ë

Any changes to the L90 Power System settings will change the protection system configuration. As such, the 87L protection at all L90 protection system terminals must be temporarily disabled to allow the relays NOTE to acknowledge the new settings.

- NUMBER OF TERMINALS: This setting is the number of the terminals of the associated protected line.
- NUMBER OF CHANNELS: This setting should correspond to the type of communications module installed. If the relay is applied on two terminal lines with a single communications channel, this setting should be selected as "1". For a two terminal line with a second redundant channel for increased dependability, or for three terminal line applications, this setting should be selected as "2".
- CHARGING CURRENT COMPENSATION: This setting enables/disables the charging current calculations and corrections of current phasors. The voltage signals used for charging current compensation are taken from the source assigned with the CURRENT DIFF SIGNAL SOURCE 1 setting. As such, it's critical to ensure that three-phase line voltage is assigned to this source. The following diagram shows possible configurations.



POSITIVE and ZERO SEQUENCE CAPACITIVE REACTANCE: The values of positive and zero sequence capacitive reactance of the protected line are required for charging current compensation calculations. The line capacitive reactance values should be entered in primary kohms for the total line length. Details of the charging current compensation algorithm can be found in Chapter 8: *Theory of Operation*.

If shunt reactors are also installed on the line, the resulting value entered in the **POS SEQ CAPACITIVE REACTANCE** and **ZERO SEQ CAPACITIVE REACTANCE** settings should be calculated as follows:

1. **3-reactor arrangement:** three identical line reactors (X_{react}) solidly connected phase to ground:

$$X_{C1} = \frac{X_{1 \text{ line}_capac} \cdot X_{\text{react}}}{X_{\text{react}} - X_{1 \text{ line}_capac}} , X_{C0} = \frac{X_{0 \text{ line}_capac} \cdot X_{\text{react}}}{X_{\text{react}} - X_{0 \text{ line}_capac}}$$
(EQ 5.8)

4-reactor arrangement: three identical line reactors (X_{react}) wye-connected with the fourth reactor (X_{react_n}) connected between reactor-bank neutral and the ground.

$$X_{C1} = \frac{X_{1 \text{ line}_capac} \cdot X_{\text{react}}}{X_{\text{react}} - X_{1 \text{ line}_capac}} \quad , X_{C0} = \frac{X_{0 \text{ line}_capac} \cdot (X_{\text{react}} + 3X_{\text{react}_n})}{X_{\text{react}} + 3X_{\text{react}_n} - X_{0 \text{ line}_capac}}$$
(EQ 5.9)

 $X_{1\text{line}_\text{capac}}$ = the total line positive sequence capacitive reactance $X_{0\text{line}_\text{capac}}$ = the total line zero sequence capacitive reactance

- X_{react} = the total reactor inductive reactance per phase. If identical reactors are installed at both ends of the line, the value of the inductive reactance is divided by 2 (or 3 for a 3-terminal line) before using in the above equations. If the reactors installed at both ends of the line are different, the following equations apply:
 - 1. For 2 terminal line: $X_{\text{react}} = 1/(\frac{1}{X_{\text{react_terminal1}}} + \frac{1}{X_{\text{react_terminal2}}})$ 2. For 3 terminal line: $X_{\text{react}} = 1/(\frac{1}{X_{\text{react_terminal1}}} + \frac{1}{X_{\text{react_terminal2}}} + \frac{1}{X_{\text{react_terminal3}}})$
- X_{react_n} = the total neutral reactor inductive reactance. If identical reactors are installed at both ends of the line, the value of the inductive reactance is divided by 2 (or 3 for a 3-terminal line) before using in the above equations. If the reactors installed at both ends of the line are different, the following equations apply:

1. For 2 terminal line:
$$X_{\text{react}_n} = 1/(\frac{1}{X_{\text{react}_n \text{terminal}^1}} + \frac{1}{X_{\text{react}_n \text{terminal}^2}})$$

2. For 3 terminal line: $X_{\text{react}_n} = 1/(\frac{1}{X_{\text{react}_n \text{terminal}^1}} + \frac{1}{X_{\text{react}_n \text{terminal}^2}} + \frac{1}{X_{\text{react}_n \text{terminal}^2}})$



Charging current compensation calculations should be performed for an arrangement where the VTs are connected to the line side of the circuit; otherwise, opening the breaker at one end of the line will cause a calculation error.



Differential current is significantly decreased when **CHARGING CURRENT COMPENSATION** is "Enabled" and the proper reactance values are entered. The effect of charging current compensation is viewed in the **METERING** \Rightarrow **87L DIFFERENTIAL CURRENT** actual values menu. This effect is very dependent on CT and VT accuracy.

5.3 SYSTEM SETUP

 ZERO-SEQUENCE CURRENT REMOVAL: This setting facilitates application of the L90 to transmission lines with tapped transformer(s) without current measurement at the tap(s). If the tapped transformer is connected in a grounded wye on the line side, it becomes a source of the zero-sequence current for external ground faults. As the transformer current is not measured by the L90 protection system, the zero-sequence current would create a spurious differential signal and may cause a false trip.

If enabled, this setting forces the L90 to remove zero-sequence current from the phase currents prior to forming their differential signals, ensuring protection stability on external ground faults. However, zero-sequence current removal may cause all three phases to trip for internal ground faults. Consequently, a phase selective operation of the L90 is not retained if the setting is enabled. This does not impose any limitation, as single-pole tripping is not recommended for lines with tapped transformers. Refer to Chapter 9 for guidelines.

• LOCAL (TERMINAL 1 and TERMINAL 2) ID NUMBER: In installations using multiplexers or modems for communication, it is desirable to ensure the data used by the relays protecting a given line comes from the correct relays. The L90 performs this check by reading the ID number contained in the messages sent by transmitting relays and comparing this ID to the programmed correct ID numbers by the receiving relays. This check is used to block the differential element of a relay, if the channel is inadvertently set to Loopback mode, by recognizing its own ID on a received channel. If an incorrect ID is found on a either channel during normal operation, the FlexLogicTM operand 87 CH1(2) ID FAIL is set, driving the event with the same name. The result of channel identification is also available in ACTUAL VALUES STATUS ⇔ CHANNEL TESTS ⇔ VALIDITY OF CHANNEL CONFIGURATION for commissioning purposes. The default value "0" at local relay ID setting indicates that the channel ID number is not to be checked. Refer to the *Current Differential* section in this chapter for additional information.

For two-terminal applications, only the LOCAL ID NUMBER and TERMINAL 1 ID NUMBER should be used. The TERMINAL 2 ID NUMBER is used for three-terminal applications.

CHNL ASYM COMP: This setting enables/disables channel asymmetry compensation. The compensation is based on absolute time referencing provided by GPS-based clocks via the L90 IRIG-B inputs. This feature should be used on multiplexed channels where channel asymmetry can be expected and would otherwise cause errors in current differential calculations. The feature takes effect if all terminals are provided with reliable IRIG-B signals. If the IRIG-B signal is lost at any terminal of the L90 protection system, or the real time clock not configured, then the compensation is not calculated. If the compensation is in place prior to losing the GPS time reference, the last (memorized) correction is applied as long as the value of CHNL ASYM COMP is "On". See Chapter 9 for additional information.

The GPS-based compensation for channel asymmetry can take three different effects:

- If CHNL ASYM COMP (GPS) is "Off", compensation is not applied and the L90 uses only the ping-pong technique.
- If CHNL ASYM COMP (GPS) is "On" and all L90 terminals have a valid time reference (BLOCK GPS TIME REF not set), then compensation is applied and the L90 effectively uses GPS time referencing tracking channel asymmetry if the latter fluctuates.
- If CHNL ASYM COMP (GPS) is "On" and not all L90 terminals have a valid time reference (BLOCK GPS TIME REF not set or IRIG-B FAILURE operand is not asserted), then compensation is not applied (if the system was not compensated prior to the problem), or the memorized (last valid) compensation is used if compensation was in effect prior to the problem.

The CHNL ASYM COMP setting dynamically turns the GPS compensation on and off. A FlexLogic[™] operand that combines several factors is typically used. The L90 protection system does not incorporate any pre-defined way of treating certain conditions, such as failure of the GPS receiver, loss of satellite signal, channel asymmetry prior to the loss of reference time, or change of the round trip time prior to loss of the time reference. Virtually any philosophy can be programmed by selecting the CHNL ASYM COMP setting. Factors to consider are:

- Fail-safe output of the GPS receiver. Some receivers may be equipped with the fail-safe output relay. The L90 system requires a maximum error of 250 μs. The fail-safe output of the GPS receiver may be connected to the local L90 via an input contact. In the case of GPS receiver fail, the channel compensation function can be effectively disabled by using the input contact in conjunction with the BLOCK GPS TIME REF (GPS) setting.
- Channel asymmetry prior to losing the GPS time reference. This value is measured by the L90 and a user-programmable threshold is applied to it. The corresponding FlexLogic[™] operands are produced if the asymmetry is above the threshold (87L DIFF MAX 1 ASYM and 87L DIFF 2 MAX ASYM). These operands can be latched in Flex-Logic[™] and combined with other factors to decide, upon GPS loss, if the relays continue to compensate using the memorized correction. Typically, one may decide to keep compensating if the pre-existing asymmetry was low.

- Change in the round trip travel time. This value is measured by the L90 and a user-programmable threshold applied to it. The corresponding FlexLogic[™] operands are produced if the delta change is above the threshold (87L DIFF 1 TIME CHNG and 87L DIFF 2 TIME CHNG). These operands can be latched in FlexLogic[™] and combined with other factors to decide, upon GPS loss, if the relays continue to compensate using the memorized correction. Typically, one may decide to disable compensation if the round trip time changes.
- BLOCK GPS TIME REF: This setting signals to the L90 that the time reference is not valid. The time reference may be not accurate due to problems with the GPS receiver. The user must to be aware of the case when a GPS satellite receiver loses its satellite signal and reverts to its own calibrated crystal oscillator. In this case, accuracy degrades in time and may eventually cause relay misoperation. Verification from the manufacturer of receiver accuracy not worse than 250 µs and the presence of an alarm contact indicating loss of the satellite signal is strongly recommended. If the time reference accuracy cannot be guaranteed, it should be relayed to the L90 via contact inputs and GPS compensation effectively blocked using the contact position in conjunction with the BLOCK GPS TIME REF setting. This setting is typically a signal from the GPS receiver signaling problems or time inaccuracy.

Some GPS receivers can supply erroneous IRIG-B signals during power-up and before locking to satellites. If the receiver's failsafe contact opens during power-up (allowing for an erroneous IRIG-B signal), then set a dropout delay up to 15 minutes (depending on GPS receiver specifications) to the failsafe contact via FlexLogic[™] to prevent incorrect relay response.

MAX CHNL ASYMMETRY: This setting detects excessive channel asymmetry. The same threshold is applied to both
the channels, while the following per-channel FlexLogic[™] operands are generated: 87L DIFF 1 MAX ASYM and 87L DIFF
2 MAX ASYM. These operands can be used to alarm on problems with communication equipment and/or to decide
whether channel asymmetry compensation remains in operation should the GPS-based time reference be lost. Channel asymmetry is measured if both terminals of a given channel have valid time reference.

If the memorized asymmetry value is much greater than expected (indicating a significant problem with IRIG-B timing), then this operand can be also used to block GPS compensation, forcing the relay to use the memorized asymmetry value.

ROUND TRIP TIME CHANGE: This setting detects changes in round trip time. This threshold is applied to both channels, while the 87L DIFF 1 TIME CHNG and 87L DIFF 2 TIME CHNG ASYM per-channel FlexLogic[™] operands are generated. These operands can be used to alarm on problems with communication equipment and/or to decide whether channel asymmetry compensation remains in operation should the GPS-based time reference be lost.




Figure 5–10: CHANNEL ASYMMETRY COMPENSATION LOGIC

5.3.5 BREAKERS

BREAKER 1	BREAKER 1 FUNCTION: Disabled	Range: Disabled, Enabled
MESSAGE	BREAKER1 PUSH BUTTON CONTROL: Disabled	Range: Disabled, Enabled
MESSAGE	BREAKER 1 NAME: Bkr 1	Range: up to 6 alphanumeric characters
MESSAGE	BREAKER 1 MODE: 3-Pole	Range: 3-Pole, 1-Pole
MESSAGE	BREAKER 1 OPEN: Off	Range: FlexLogic™ operand
MESSAGE	BREAKER 1 CLOSE: Off	Range: FlexLogic™ operand
MESSAGE	BREAKER 1 ¢A/3-POLE: Off	Range: FlexLogic™ operand
MESSAGE	BREAKER 1 ¢B: Off	Range: FlexLogic™ operand
MESSAGE	BREAKER 1 ¢C: Off	Range: FlexLogic™ operand
MESSAGE	BREAKER 1 EXT ALARM: Off	Range: FlexLogic™ operand
MESSAGE	BREAKER 1 ALARM DELAY: 0.000 s	Range: 0.000 to 1 000 000.000 s in steps of 0.001
MESSAGE	MANUAL CLOSE RECAL1 TIME: 0.000 s	Range: 0.000 to 1 000 000.000 s in steps of 0.001
MESSAGE	BREAKER 1 OUT OF SV: Off	Range: FlexLogic™ operand
MESSAGE	XCBR ST.LOC OPERAND: Off	Range: FlexLogic™ operand

PATH: SETTINGS $\Rightarrow 0$ SYSTEM SETUP $\Rightarrow 0$ BREAKERS \Rightarrow BREAKER 1(2)

A description of the operation of the breaker control and status monitoring features is provided in Chapter 4. Only information concerning programming of the associated settings is covered here. These features are provided for two breakers; a user may use only those portions of the design relevant to a single breaker, which must be Breaker 1.

- **BREAKER 1(2) FUNCTION:** Set to "Enable" to allow the operation of any breaker control feature.
- BREAKER1(2) PUSH BUTTON CONTROL: Set to "Enable" to allow faceplate push button operations.
- BREAKER 1(2) NAME: Assign a user-defined name (up to 6 characters) to the breaker. This name will be used in flash messages related to Breaker 1.
- BREAKER 1(2) MODE: Selects "3-pole" mode, where all breaker poles are operated simultaneously, or "1-pole" mode where all breaker poles are operated either independently or simultaneously.
- BREAKER 1(2) OPEN: Selects an operand that creates a programmable signal to operate an output relay to open Breaker No. 1.
- BREAKER 1(2) CLOSE: Selects an operand that creates a programmable signal to operate an output relay to close Breaker No. 1.
- BREAKER 1(2) ΦA/3-POLE: Selects an operand, usually a contact input connected to a breaker auxiliary position tracking mechanism. This input can be either a 52/a or 52/b contact, or a combination the 52/a and 52/b contacts, that

must be programmed to create a logic 0 when the breaker is open. If **BREAKER 1 MODE** is selected as "3-Pole", this setting selects a single input as the operand used to track the breaker open or closed position. If the mode is selected as "1-Pole", the input mentioned above is used to track phase A and settings **BREAKER 1** Φ B and **BREAKER 1** Φ C select operands to track phases B and C, respectively.

- BREAKER 1(2) FB: If the mode is selected as 3-pole, this setting has no function. If the mode is selected as 1-pole, this input is used to track phase B as above for phase A.
- BREAKER 1(2) FC: If the mode is selected as 3-pole, this setting has no function. If the mode is selected as 1-pole, this input is used to track phase C as above for phase A.
- BREAKER 1(2) EXT ALARM: Selects an operand, usually an external contact input, connected to a breaker alarm reporting contact.
- BREAKER 1(2) ALARM DELAY: Sets the delay interval during which a disagreement of status among the three pole position tracking operands will not declare a pole disagreement, to allow for non-simultaneous operation of the poles.
- MANUAL CLOSE RECAL1 TIME: Sets the interval required to maintain setting changes in effect after an operator has initiated a manual close command to operate a circuit breaker.
- BREAKER 1(2) OUT OF SV: Selects an operand indicating that Breaker 1(2) is out-of-service.
- XCBR ST.LOC OPERAND: Selects a FlexLogic[™] operand to provide a value for the IEC 61850 XCBR1(2) St.Loc data item.




Figure 5–11: DUAL BREAKER CONTROL SCHEME LOGIC

a) SETTINGS

PATH: SETTINGS $\Rightarrow \oplus$ SYSTEM SETUP $\Rightarrow \oplus$ FLEXCURVES \Rightarrow FLEXCURVE A(D)

■ FLEXCURVE A	FLEXCURVE A	TIME	AT	Range:	0 to 65535 ms in steps of 1
•	0.00 xPKP:	0	ms		

FlexCurves™ A through D have settings for entering times to Reset/Operate at the following pickup levels: 0.00 to 0.98 / 1.03 to 20.00. This data is converted into 2 continuous curves by linear interpolation between data points. To enter a custom FlexCurve™, enter the Reset/Operate time (using the VALUE keys) for each selected pickup point (using the MESSAGE keys) for the desired protection curve (A, B, C, or D).

Table 5–4: FLEXCURVE™ TABLE

RESET	TIME MS	RESET	TIME MS	OPERATE	TIME MS	OPERATE	TIME MS	OPERATE	TIME MS	OPERATE	TIME MS
0.00		0.68		1.03		2.9		4.9		10.5	
0.05		0.70		1.05		3.0		5.0		11.0	
0.10		0.72		1.1		3.1		5.1		11.5	
0.15		0.74		1.2		3.2		5.2		12.0	
0.20		0.76		1.3		3.3		5.3		12.5	
0.25		0.78		1.4		3.4		5.4		13.0	
0.30		0.80		1.5		3.5		5.5		13.5	
0.35		0.82		1.6		3.6		5.6		14.0	
0.40		0.84		1.7		3.7		5.7		14.5	
0.45		0.86		1.8		3.8		5.8		15.0	
0.48		0.88		1.9		3.9		5.9		15.5	
0.50		0.90		2.0		4.0		6.0		16.0	
0.52		0.91		2.1		4.1		6.5		16.5	
0.54		0.92		2.2		4.2		7.0		17.0	
0.56		0.93		2.3		4.3		7.5		17.5	
0.58		0.94		2.4		4.4		8.0		18.0	
0.60		0.95		2.5		4.5		8.5		18.5	
0.62		0.96		2.6		4.6		9.0		19.0	
0.64		0.97		2.7		4.7		9.5		19.5	
0.66		0.98		2.8		4.8		10.0		20.0	



The relay using a given FlexCurve™ applies linear approximation for times between the user-entered points. Special care must be applied when setting the two points that are close to the multiple of pickup of NOTE 1, i.e. 0.98 pu and 1.03 pu. It is recommended to set the two times to a similar value; otherwise, the linear approximation may result in undesired behavior for the operating quantity that is close to 1.00 pu.

b) FLEXCURVE™ CONFIGURATION WITH ENERVISTA UR SETUP

The EnerVista UR Setup software allows for easy configuration and management of FlexCurves[™] and their associated data points. Prospective FlexCurves[™] can be configured from a selection of standard curves to provide the best approximate fit, then specific data points can be edited afterwards. Alternately, curve data can be imported from a specified file (.csv format) by selecting the **Import Data From** EnerVista UR Setup setting.

Curves and data can be exported, viewed, and cleared by clicking the appropriate buttons. FlexCurves[™] are customized by editing the operating time (ms) values at pre-defined per-unit current multiples. Note that the pickup multiples start at zero (implying the "reset time"), operating time below pickup, and operating time above pickup.

c) RECLOSER CURVE EDITING

Recloser Curve selection is special in that recloser curves can be shaped into a composite curve with a minimum response time and a fixed time above a specified pickup multiples. There are 41 recloser curve types supported. These definite operating times are useful to coordinate operating times, typically at higher currents and where upstream and downstream protective devices have different operating characteristics. The Recloser Curve configuration window shown below appears when the Initialize From EnerVista UR Setup setting is set to "Recloser Curve" and the Initialize FlexCurve button is clicked.

Recloser Curve Initialization	
Standard Recloser Curve GE_101	
Multiplier 1 Adder (seconds)	
- Minimum Response Time	
☐ Use MRT	
MRT (seconds)	
High Current Time	
🗖 Use HCT	
HCT Ratio (Multiple of Pickup)	_
HCT (seconds)	
Defaults OK Apply Cancel	

- Multiplier: Scales (multiplies) the curve operating times
- Addr: Adds the time specified in this field (in ms) to each *curve* operating time value.
- **Minimum Response Time (MRT):** If enabled, the MRT setting defines the shortest operating time even if the curve suggests a shorter time at higher current multiples. A composite operating characteristic is effectively defined. For current multiples lower than the intersection point, the curve dictates the operating time; otherwise, the MRT does. An information message appears when attempting to apply an MRT shorter than the minimum curve time.
- **High Current Time:** Allows the user to set a pickup multiple from which point onwards the operating time is fixed. This is normally only required at higher current levels. The **HCT Ratio** defines the high current pickup multiple; the **HCT** defines the operating time.

842721A1.CDR

Figure 5–12: RECLOSER CURVE INITIALIZATION

Multiplier and Adder settings only affect the curve portion of the characteristic and not the MRT and HCT settings. The HCT settings override the MRT settings for multiples of pickup greater than the HCT Ratio.

NOTE

842719A1.CDF

d) EXAMPLE

A composite curve can be created from the GE_111 standard with MRT = 200 ms and HCT initially disabled and then enabled at 8 times pickup with an operating time of 30 ms. At approximately 4 times pickup, the curve operating time is equal to the MRT and from then onwards the operating time remains at 200 ms (see below).




Figure 5–13: COMPOSITE RECLOSER CURVE WITH HCT DISABLED

With the HCT feature enabled, the operating time reduces to 30 ms for pickup multiples exceeding 8 times pickup.





Figure 5–14: COMPOSITE RECLOSER CURVE WITH HCT ENABLED


Configuring a composite curve with an increase in operating time at increased pickup multiples is not allowed. If this is attempted, the EnerVista UR Setup software generates an error message and discards the proposed changes.


e) STANDARD RECLOSER CURVES

The standard Recloser curves available for the L90 are displayed in the following graphs.

NOTE







5

GE Multilin





Figure 5–19: RECLOSER CURVES GE133, GE161, GE162, GE163, GE164 AND GE165



5





Figure 5-21: RECLOSER CURVES GE107, GE111, GE112, GE114, GE115, GE121, AND GE122



5

5.4.1 INTRODUCTION TO FLEXLOGIC™

To provide maximum flexibility to the user, the arrangement of internal digital logic combines fixed and user-programmed parameters. Logic upon which individual features are designed is fixed, and all other logic, from digital input signals through elements or combinations of elements to digital outputs, is variable. The user has complete control of all variable logic through FlexLogic[™]. In general, the system receives analog and digital inputs which it uses to produce analog and digital outputs. The major sub-systems of a generic UR-series relay involved in this process are shown below.




Figure 5–23: UR ARCHITECTURE OVERVIEW

The states of all digital signals used in the L90 are represented by flags (or FlexLogic[™] operands, which are described later in this section). A digital "1" is represented by a 'set' flag. Any external contact change-of-state can be used to block an element from operating, as an input to a control feature in a FlexLogic[™] equation, or to operate a contact output. The state of the contact input can be displayed locally or viewed remotely via the communications facilities provided. If a simple scheme where a contact input is used to block an element is desired, this selection is made when programming the element. This capability also applies to the other features that set flags: elements, virtual inputs, remote inputs, schemes, and human operators.

If more complex logic than presented above is required, it is implemented via FlexLogic[™]. For example, if it is desired to have the closed state of contact input H7a and the operated state of the phase undervoltage element block the operation of the phase time overcurrent element, the two control input states are programmed in a FlexLogic[™] equation. This equation ANDs the two control inputs to produce a 'virtual output' which is then selected when programming the phase time overcurrent to be used as a blocking input. Virtual outputs can only be created by FlexLogic[™] equations.

Traditionally, protective relay logic has been relatively limited. Any unusual applications involving interlocks, blocking, or supervisory functions had to be hard-wired using contact inputs and outputs. FlexLogic[™] minimizes the requirement for auxiliary components and wiring while making more complex schemes possible.

The logic that determines the interaction of inputs, elements, schemes and outputs is field programmable through the use of logic equations that are sequentially processed. The use of virtual inputs and outputs in addition to hardware is available internally and on the communication ports for other relays to use (distributed FlexLogicTM).

FlexLogic[™] allows users to customize the relay through a series of equations that consist of <u>operators</u> and <u>operands</u>. The operands are the states of inputs, elements, schemes and outputs. The operators are logic gates, timers and latches (with set and reset inputs). A system of sequential operations allows any combination of specified operands to be assigned as inputs to specified operators to create an output. The final output of an equation is a numbered register called a <u>virtual output</u>. Virtual outputs can be used as an input operand in any equation, including the equation that generates the output, as a seal-in or other type of feedback.

A FlexLogic[™] equation consists of parameters that are either operands or operators. Operands have a logic state of 1 or 0. Operators provide a defined function, such as an AND gate or a Timer. Each equation defines the combinations of parameters to be used to set a Virtual Output flag. Evaluation of an equation results in either a 1 (=ON, i.e. flag set) or 0 (=OFF, i.e. flag not set). Each equation is evaluated at least 4 times every power system cycle.

Some types of operands are present in the relay in multiple instances; e.g. contact and remote inputs. These types of operands are grouped together (for presentation purposes only) on the faceplate display. The characteristics of the different types of operands are listed in the table below.

OPERAND TYPE	STATE	EXAMPLE FORMAT	CHARACTERISTICS [INPUT IS '1' (= ON) IF]
Contact Input	On	Cont Ip On	Voltage is presently applied to the input (external contact closed).
	Off	Cont lp Off	Voltage is presently not applied to the input (external contact open).
Contact Output	Voltage On	Cont Op 1 VOn	Voltage exists across the contact.
(type Form-À contact only)	Voltage Off	Cont Op 1 VOff	Voltage does not exists across the contact.
,	Current On	Cont Op 1 IOn	Current is flowing through the contact.
	Current Off	Cont Op 1 IOff	Current is not flowing through the contact.
Direct Input	On	DIRECT INPUT 1 On	The direct input is presently in the ON state.
Element (Analog)	Pickup	PHASE TOC1 PKP	The tested parameter is presently above the pickup setting of an element which responds to rising values or below the pickup setting of an element which responds to falling values.
	Dropout	PHASE TOC1 DPO	This operand is the logical inverse of the above PKP operand.
	Operate	PHASE TOC1 OP	The tested parameter has been above/below the pickup setting of the element for the programmed delay time, or has been at logic 1 and is now at logic 0 but the reset timer has not finished timing.
	Block	PH DIR1 BLK	The output of the comparator is set to the block function.
Element	Pickup	Dig Element 1 PKP	The input operand is at logic 1.
(Digital)	Dropout	Dig Element 1 DPO	This operand is the logical inverse of the above PKP operand.
	Operate	Dig Element 1 OP	The input operand has been at logic 1 for the programmed pickup delay time, or has been at logic 1 for this period and is now at logic 0 but the reset timer has not finished timing.
Element	Higher than	Counter 1 HI	The number of pulses counted is above the set number.
(Digital Counter)	Equal to	Counter 1 EQL	The number of pulses counted is equal to the set number.
	Lower than	Counter 1 LO	The number of pulses counted is below the set number.
Fixed	On	On	Logic 1
	Off	Off	Logic 0
Remote Input	On	REMOTE INPUT 1 On	The remote input is presently in the ON state.
Virtual Input	On	Virt Ip 1 On	The virtual input is presently in the ON state.
Virtual Output	On	Virt Op 1 On	The virtual output is presently in the set state (i.e. evaluation of the equation which produces this virtual output results in a "1").

Table 5–5: L90 FLEXLOGIC[™] OPERAND TYPES

5

The operands available for this relay are listed alphabetically by types in the following table.

Table 5–6: L90 FLEXLOGIC[™] OPERANDS (Sheet 1 of 7)

OPERAND TYPE	OPERAND SYNTAX	OPERAND DESCRIPTION
CONTROL PUSHBUTTONS	CONTROL PUSHBTN n ON	Control Pushbutton n (n = 1 to 7) is being pressed.
ELEMENT: 50DD Supervision	50DD SV	Disturbance Detector is supervising
ELEMENT: 87L Current Differential	87L DIFF OP 87L DIFF OP A 87L DIFF OP B 87L DIFF OP C 87L DIFF RECVD DTT A 87L DIFF RECVD DTT B 87L DIFF RECVD DTT C 87L DIFF RECVD DTT C 87L DIFF RECVD DTT C 87L DIFF CH1 FAIL 87L DIFF CH1 FAIL 87L DIFF CH1 FAIL 87L DIFF CH2 FAIL 87L DIFF CH2 LOSTPKT 87L DIFF CH1 CRCFAIL 87L DIFF CH2 LOSTPKT 87L DIFF CH1 CRCFAIL 87L DIFF CH2 ID FAIL 87L DIFF CH2 ID FAIL 87L DIFF CH2 ID FAIL 87L DIFF 1 MAX ASYM 87L DIFF 1 TIME CHNG 87L DIFF 2 TIME CHNG 87L DIFF GPS 1 FAIL 87L DIFF GPS 2 FAIL 87L DIFF GPS 2 FAIL 87L DIFF GPS 2 FAIL 87L DIFF GPS 2 FAIL 87L DIFF GPS 2 FAIL 87L DIFF GPS 2 FAIL 87L DIFF GPS 2 FAIL 87L DIFF GPS 2 FAIL	At least one phase of Current Differential is operated Phase A of Current Differential has operated Phase B of Current Differential has operated Direct Transfer Trip Phase A has received Direct Transfer Trip Phase B has received Direct Transfer Trip Phase C has received Direct Transfer Trip Phase C has received Direct Transfer Trip Phase C has received Direct Transfer Trip Phase C has received Channel asymmetry greater than 1.5 ms detected Channel 1 has failed Channel 2 has failed Exceeded maximum lost packet threshold on channel 1 Exceeded maximum lost packet threshold on channel 2 Exceeded maximum CRC error threshold on channel 2 Exceeded maximum CRC error threshold on channel 2 The ID check for a peer L90 on channel 1 has failed The ID check for a peer L90 on channel 2 has failed The GPS signal failed or is not configured properly at any terminal Asymmetry on Channel 1 exceeded preset value Change in round trip delay on Channel 1 exceeded preset value GPS failed at Remote Terminal 1 (channel 2) The 87L function is blocked due to communication problems
ELEMENT: 87L Differential Trip	87L TRIP OP 87L TRIP OP A 87L TRIP OP B 87L TRIP OP C 87L TRIP 1P OP 87L TRIP 3P OP	At least one phase of Trip Output has operated Phase A of Trip Output has operated Phase B of Trip Output has operated Phase C of Trip Output has operated Single-pole trip is initiated Three-pole trip is initiated
ELEMENT: Autoreclose (1P/3P)	AR ENABLED AR DISABLED AR RIP AR 1-P RIP AR 3-P/1 RIP AR 3-P/2 RIP AR 3-P/3 RIP AR 3-P/4 RIP AR LO AR BKR1 BLK AR CLOSE BKR1 AR CLOSE BKR1 AR CLOSE BKR2 AR FORCE 3-P TRIP AR SHOT CNT = 1 AR SHOT CNT = 1 AR SHOT CNT = 2 AR SHOT CNT = 3 AR SHOT CNT = 4 AR ZONE 1 EXTENT AR INCOMPLETE SEQ AR RESET	Autoreclosure is enabled and ready to perform Autoreclosure is disabled Autoreclosure is in "Reclose in Progress" state A single-pole reclosure is in progress, via Dead Time 1 A three-pole reclosure is in progress, via Dead Time 2 A three-pole reclosure is in progress, via Dead Time 3 A three-pole reclosure is in progress, via Dead Time 4 Autoreclosure is in lockout state Reclosure of Breaker 1 is blocked Reclosure of Breaker 2 is blocked Reclose Breaker 1 signal Reclose Breaker 2 signal Force any trip to a three-phase trip The first 'CLOSE BKR X' signal has been issued Shot count is equal to 1 Shot count is equal to 2 Shot count is equal to 3 Shot count is equal to 4 The Zone 1 Distance function must be set to the extended overreach value The incomplete sequence timer timed out AR has been reset either manually or by the reset timer
ELEMENT: Auxiliary Overvoltage	AUX OV1 PKP AUX OV1 DPO AUX OV1 OP	Auxiliary Overvoltage element has picked up Auxiliary Overvoltage element has dropped out Auxiliary Overvoltage element has operated
ELEMENT: Auxiliary Undervoltage	AUX UV1 PKP AUX UV1 DPO AUX UV1 OP	Auxiliary Undervoltage element has picked up Auxiliary Undervoltage element has dropped out Auxiliary Undervoltage element has operated
ELEMENT: Breaker Arcing	BKR ARC 1 OP BKR ARC 2 OP	Breaker Arcing Current 1 has operated Breaker Arcing Current 2 has operated

OPERAND TYPE

ELEMENT Breaker Failure

ELEMENT Breaker Flashover

ELEMENT: Breaker Control

LE	EXLOGIC™ OPERANDS (Sheet 2 of 7)					
	OPERAND SYNTAX	OPERAND DESCRIPTION				
	BKR FAIL 1 RETRIPA BKR FAIL 1 RETRIPB BKR FAIL 1 RETRIPC BKR FAIL 1 RETRIP BKR FAIL 1 T1 OP BKR FAIL 1 T2 OP BKR FAIL 1 T3 OP BKR FAIL 1 TRIP OP	Breaker Failure 1 re-trip phase A (only for 1-pole schemes) Breaker Failure 1 re-trip phase B (only for 1-pole schemes) Breaker Failure 1 re-trip phase C (only for 1-pole schemes) Breaker Failure 1 re-trip 3-phase Breaker Failure 1 Timer 1 is operated Breaker Failure 1 Timer 2 is operated Breaker Failure 1 Timer 3 is operated Breaker Failure 1 Timer 3 is operated				
	BKR FAIL 2	Same set of operands as shown for BKR FAIL 1				
	BKR 1 FLSHOVR PKP A BKR 1 FLSHOVR PKP B BKR 1 FLSHOVR PKP C BKR 1 FLSHOVR PKP BKR 1 FLSHOVR OP A BKR 1 FLSHOVR OP B BKR 1 FLSHOVR OP C BKR 1 FLSHOVR OP A BKR 1 FLSHOVR DPO A BKR 1 FLSHOVR DPO C BKR 1 FLSHOVR DPO C	Breaker 1 Flashover element phase A has picked up Breaker 1 Flashover element phase B has picked up Breaker 1 Flashover element phase C has picked up Breaker 1 Flashover element has picked up Breaker 1 Flashover element phase A has operated Breaker 1 Flashover element phase B has operated Breaker 1 Flashover element phase C has operated Breaker 1 Flashover element phase C has operated Breaker 1 Flashover element phase A has dropped out Breaker 1 Flashover element phase B has dropped out Breaker 1 Flashover element phase C has dropped out Breaker 1 Flashover element phase C has dropped out Breaker 1 Flashover element phase C has dropped out Breaker 1 Flashover element phase C has dropped out				
	BKR 2 FLSHOVR	Same set of operands as shown for BKR 1 FLSHOVR				
	BREAKER 1 OFF CMD BREAKER 1 ON CMD BREAKER 1 ØA CLSD BREAKER 1 ØB CLSD BREAKER 1 ØB CLSD BREAKER 1 OPC CLSD BREAKER 1 CLOSED BREAKER 1 DISCREP BREAKER 1 DISCREP BREAKER 1 TRIPA BREAKER 1 TRIP A BREAKER 1 TRIP A BREAKER 1 TRIP B BREAKER 1 TRIP B BREAKER 1 TRIP C BREAKER 1 OPEN BREAKER 1 OPEN BREAKER 1 OPEN BREAKER 1 OOS	Breaker 1 OFF command Breaker 1 ON command Breaker 1 phase A is closed Breaker 1 phase B is closed Breaker 1 phase C is closed Breaker 1 is open Breaker 1 is open Breaker 1 has discrepancy Breaker 1 trouble alarm Breaker 1 trouble alarm Breaker 1 trip phase A command Breaker 1 trip phase B command Breaker 1 trip phase C command At least one pole of Breaker 1 is open Only one pole of Breaker 1 is open Breaker 1 is out of service				
	BREAKER 2	Same set of operands as shown for BREAKER 1				
or	CONT MONITOR PKP CONT MONITOR OP	Continuous monitor has picked up Continuous monitor has operated				
	CT FAIL PKP	CT Fail has picked up				

	BREAKER 1 TRIP B BREAKER 1 TRIP C BREAKER 1 ANY P OPEN BREAKER 1 ONE P OPEN BREAKER 1 OOS	Breaker 1 trip phase B command Breaker 1 trip phase C command At least one pole of Breaker 1 is open Only one pole of Breaker 1 is open Breaker 1 is out of service
	BREAKER 2	Same set of operands as shown for BREAKER 1
ELEMENT: Continuous Monitor	CONT MONITOR PKP CONT MONITOR OP	Continuous monitor has picked up Continuous monitor has operated
ELEMENT: CT Fail	CT FAIL PKP CT FAIL OP	CT Fail has picked up CT Fail has dropped out
ELEMENT: Digital Counters	Counter 1 HI Counter 1 EQL Counter 1 LO ↓ Counter 8 HI Counter 8 EQL Counter 8 LO	Digital Counter 1 output is 'more than' comparison value Digital Counter 1 output is 'equal to' comparison value Digital Counter 1 output is 'less than' comparison value Jigital Counter 8 output is 'more than' comparison value Digital Counter 8 output is 'equal to' comparison value Digital Counter 8 output is 'less than' comparison value
ELEMENT: Digital Elements	Dig Element 1 PKP Dig Element 1 OP Dig Element 1 DPO ↓ Dig Element 48 PKP Dig Element 48 OP Dig Element 48 DPO	Digital Element 1 is picked up Digital Element 1 is operated Digital Element 1 is dropped out J Digital Element 48 is picked up Digital Element 48 is operated Digital Element 48 is dropped out
ELEMENT: FlexElements™	FxE 1 PKP FxE 1 OP FxE 1 DPO ↓ FxE 8 PKP FxE 8 OP FxE 8 DPO	FlexElement [™] 1 has picked up FlexElement [™] 1 has operated FlexElement [™] 1 has dropped out ↓ FlexElement [™] 8 has picked up FlexElement [™] 8 has operated FlexElement [™] 8 has dropped out

Table 5–6: L90 FLEXLOGIC[™] OPERANDS (Sheet 3 of 7)

OPERAND TYPE	OPERAND SYNTAX	OPERAND DESCRIPTION
ELEMENT: Ground Distance	GND DIST Z2 PKP GND DIST Z2 OP GND DIST Z2 OP A GND DIST Z2 OP B GND DIST Z2 OP C GND DIST Z2 OP C GND DIST Z2 PKP A GND DIST Z2 PKP C GND DIST Z2 DKP C GND DIST Z2 DPO A GND DIST Z2 DPO A GND DIST Z2 DPO B GND DIST Z2 DPO C GND DIST Z2 DIR SUPN	Ground Distance Zone 2 has picked up Ground Distance Zone 2 has operated Ground Distance Zone 2 phase A has operated Ground Distance Zone 2 phase B has operated Ground Distance Zone 2 phase C has operated Ground Distance Zone 2 phase A has picked up Ground Distance Zone 2 phase B has picked up Ground Distance Zone 2 phase C has picked up Ground Distance Zone 2 phase C has picked up Ground Distance Zone 2 phase A has dropped out Ground Distance Zone 2 phase A has dropped out Ground Distance Zone 2 phase B has dropped out Ground Distance Zone 2 phase C has dropped out Ground Distance Zone 2 phase C has dropped out Ground Distance Zone 2 phase C has dropped out Ground Distance Zone 2 phase C has dropped out
ELEMENT: Ground Instantaneous Overcurrent	GROUND IOC1 PKP GROUND IOC1 OP GROUND IOC1 DPO	Ground Instantaneous Overcurrent 1 has picked up Ground Instantaneous Overcurrent 1 has operated Ground Instantaneous Overcurrent 1 has dropped out
ELEMENT: Ground Time Overcurrent	GROUND IOC2 GROUND TOC1 PKP GROUND TOC1 OP GROUND TOC1 DPO	Same set of operands as shown for GROUND IOC 1 Ground Time Overcurrent 1 has picked up Ground Time Overcurrent 1 has operated Ground Time Overcurrent 1 has dropped out
	GROUND TOC2	Same set of operands as shown for GROUND TOC1
ELEMENT Non-Volatile Latches	LATCH 1 ON LATCH 1 OFF	Non-Volatile Latch 1 is ON (Logic = 1) Non-Voltage Latch 1 is OFF (Logic = 0)
ELEMENT: Line Pickup	LATCH 16 OFF LINE PICKUP OP LINE PICKUP PKP LINE PICKUP I <a LINE PICKUP I<a LINE PICKUP I<c LINE PICKUP I<c LINE PICKUP UV PKP LINE PICKUP LEO PKP LINE PICKUP RCL TRIP</c </c </a </a 	Non-Voltage Latch 16 is OFF (Logic = 0) Line Pickup has operated Line Pickup has dropped out Line Pickup detected Phase A current below 5% of nominal Line Pickup detected Phase B current below 5% of nominal Line Pickup detected Phase C current below 5% of nominal Line Pickup detected Phase C current below 5% of nominal Line Pickup detected Phase C current below 5% of nominal Line Pickup Undervoltage has picked up Line Pickup Line End Open has picked up Line Pickup operated from overreaching Zone 2 when reclosing the line (Zone 1 extension functionality)
ELEMENT: Load Encroachment	LOAD ENCHR PKP LOAD ENCHR OP LOAD ENCHR DPO	Load Encroachment has picked up Load Encroachment has operated Load Encroachment has dropped out
ELEMENT: Negative Sequence Directional Overcurrent	NEG SEQ DIR OC1 FWD NEG SEQ DIR OC1 REV NEG SEQ DIR OC2 FWD NEG SEQ DIR OC2 REV	Negative Sequence Directional OC1 Forward has operated Negative Sequence Directional OC1 Reverse has operated Negative Sequence Directional OC2 Forward has operated Negative Sequence Directional OC2 Reverse has operated
ELEMENT: Negative Sequence Instantaneous Overcurrent	NEG SEQ IOC1 PKP NEG SEQ IOC1 OP NEG SEQ IOC1 DPO	Negative Sequence Instantaneous Overcurrent 1 has picked up Negative Sequence Instantaneous Overcurrent 1 has operated Negative Sequence Instantaneous Overcurrent 1 has dropped out
	NEG SEQ IOC2	Same set of operands as shown for NEG SEQ IOC1
ELEMENT: Negative Sequence Time Overcurrent	NEG SEQ TOC1 PKP NEG SEQ TOC1 OP NEG SEQ TOC1 DPO	Negative Sequence Time Overcurrent 1 has picked up Negative Sequence Time Overcurrent 1 has operated Negative Sequence Time Overcurrent 1 has dropped out
	NEG SEQ TOC2	Same set of operands as shown for NEG SEQ TOC1
ELEMENT: Neutral Instantaneous	NEUTRAL IOC1 PKP NEUTRAL IOC1 OP NEUTRAL IOC1 DPO	Neutral Instantaneous Overcurrent 1 has picked up Neutral Instantaneous Overcurrent 1 has operated Neutral Instantaneous Overcurrent 1 has dropped out
Overcurrent	NEUTRAL IOC2	Same set of operands as shown for NEUTRAL IOC1
ELEMENT: Neutral Overvoltage	NEUTRAL OV1 PKP NEUTRAL OV1 DPO NEUTRAL OV1 OP	Neutral Overvoltage element has picked up Neutral Overvoltage element has dropped out Neutral Overvoltage element has operated
ELEMENT: Neutral Time Overcurrent	NEUTRAL TOC1 PKP NEUTRAL TOC1 OP NEUTRAL TOC1 DPO	Neutral Time Overcurrent 1 has picked up Neutral Time Overcurrent 1 has operated Neutral Time Overcurrent 1 has dropped out
	NEUTRAL TOC2	Same set of operands as shown for NEUTRAL TOC1
ELEMENT: Neutral Directional Overcurrent	NTRL DIR OC1 FWD NTRL DIR OC1 REV	Neutral Directional OC1 Forward has operated Neutral Directional OC1 Reverse has operated
	NTRL DIR OC2	Same set of operands as shown for NTRL DIR OC1

Table 5–6: L90 FLEXLOGIC[™] OPERANDS (Sheet 4 of 7)

OPERAND TYPE	OPERAND SYNTAX	OPERAND DESCRIPTION
ELEMENT: Open Pole Detector	OPEN POLE OP ΦA OPEN POLE OP ΦB OPEN POLE OP ΦC OPEN POLE OP	Open pole condition is detected in phase A Open pole condition is detected in phase B Open pole condition is detected in phase C Open pole detector is operated
ELEMENT: Phase Directional Overcurrent	PH DIR1 BLK A PH DIR1 BLK B PH DIR1 BLK C PH DIR1 BLK	Phase A Directional 1 Block Phase B Directional 1 Block Phase C Directional 1 Block Phase Directional 1 Block
	PH DIR2	Same set of operands as shown for PH DIR1
ELEMENT: Phase Distance	PH DIST Z2 PKP PH DIST Z2 OP PH DIST Z2 OP AB PH DIST Z2 OP BC PH DIST Z2 OP CA PH DIST Z2 PKP AB PH DIST Z2 PKP BC PH DIST Z2 PKP CA PH DIST Z2 SUPN IAB PH DIST Z2 SUPN IAB PH DIST Z2 SUPN ICA PH DIST Z2 DPO AB PH DIST Z2 DPO BC PH DIST Z2 DPO CA	Phase Distance Zone 2 has picked up Phase Distance Zone 2 has operated Phase Distance Zone 2 phase AB has operated Phase Distance Zone 2 phase BC has operated Phase Distance Zone 2 phase CA has operated Phase Distance Zone 2 phase AB has picked up Phase Distance Zone 2 phase BC has picked up Phase Distance Zone 2 phase AB loC is supervising Phase Distance Zone 2 phase BC IOC is supervising Phase Distance Zone 2 phase BC IOC is supervising Phase Distance Zone 2 phase CA IOC is supervising Phase Distance Zone 2 phase BC IOC is supervising Phase Distance Zone 2 phase AB has dropped out Phase Distance Zone 2 phase BC has dropped out Phase Distance Zone 2 phase CA has dropped out
	PH DIST Z2	Same set of operands as shown for PH DIST Z1
ELEMENT: Phase Instantaneous Overcurrent	PHASE IOC1 PKP PHASE IOC1 OP PHASE IOC1 DPO PHASE IOC1 PKP A PHASE IOC1 PKP B PHASE IOC1 PKP C PHASE IOC1 OP A PHASE IOC1 OP C PHASE IOC1 OP C PHASE IOC1 DPO A PHASE IOC1 DPO B PHASE IOC1 DPO C	At least one phase of PHASE IOC1 has picked up At least one phase of PHASE IOC1 has operated At least one phase of PHASE IOC1 has dropped out Phase A of PHASE IOC1 has picked up Phase B of PHASE IOC1 has picked up Phase C of PHASE IOC1 has picked up Phase A of PHASE IOC1 has operated Phase B of PHASE IOC1 has operated Phase C of PHASE IOC1 has operated Phase C of PHASE IOC1 has operated Phase A of PHASE IOC1 has dropped out Phase B of PHASE IOC1 has dropped out Phase C of PHASE IOC1 has dropped out
	PHASE IOC2	Same set of operands as shown for PHASE IOC1
ELEMENT: Phase Overvoltage	PHASE OV1 PKP PHASE OV1 OP PHASE OV1 DPO PHASE OV1 PKP A PHASE OV1 PKP B PHASE OV1 PKP C PHASE OV1 OP A PHASE OV1 OP B PHASE OV1 OP C PHASE OV1 DPO A PHASE OV1 DPO B PHASE OV1 DPO C	At least one phase of Overvoltage 1 has picked up At least one phase of Overvoltage 1 has operated At least one phase of Overvoltage 1 has dropped out Phase A of Overvoltage 1 has picked up Phase B of Overvoltage 1 has picked up Phase C of Overvoltage 1 has picked up Phase A of Overvoltage 1 has operated Phase B of Overvoltage 1 has operated Phase C of Overvoltage 1 has dropped out Phase A of Overvoltage 1 has dropped out Phase B of Overvoltage 1 has dropped out Phase C of Overvoltage 1 has dropped out
ELEMENT: Phase Time Overcurrent	PHASE TOC1 PKP PHASE TOC1 OP PHASE TOC1 DPO PHASE TOC1 PKP A PHASE TOC1 PKP B PHASE TOC1 PKP C PHASE TOC1 OP A PHASE TOC1 OP C PHASE TOC1 DPO A PHASE TOC1 DPO B PHASE TOC1 DPO C PHASE TOC1 DPO C	At least one phase of PHASE TOC1 has picked up At least one phase of PHASE TOC1 has operated At least one phase of PHASE TOC1 has dropped out Phase A of PHASE TOC1 has picked up Phase B of PHASE TOC1 has picked up Phase C of PHASE TOC1 has operated Phase B of PHASE TOC1 has operated Phase B of PHASE TOC1 has operated Phase C of PHASE TOC1 has operated Phase A of PHASE TOC1 has dropped out Phase B of PHASE TOC1 has dropped out Phase B of PHASE TOC1 has dropped out Phase C of PHASE TOC1 has dropped out Phase C of PHASE TOC1 has dropped out Phase C of PHASE TOC1 has dropped out Phase C of PHASE TOC1 has dropped out

Table 5–6: L90 FLEXLOGIC[™] OPERANDS (Sheet 5 of 7)

OPERAND TYPE	OPERAND SYNTAX	OPERAND DESCRIPTION
ELEMENT: Phase Undervoltage	PHASE UV1 PKP PHASE UV1 OP PHASE UV1 DPO PHASE UV1 PKP A PHASE UV1 PKP B PHASE UV1 PKP C PHASE UV1 OP A PHASE UV1 OP C PHASE UV1 OP C PHASE UV1 DPO A PHASE UV1 DPO C	At least one phase of UV1 has picked up At least one phase of UV1 has operated At least one phase of UV1 has dropped out Phase A of UV1 has picked up Phase B of UV1 has picked up Phase C of UV1 has picked up Phase A of UV1 has operated Phase B of UV1 has operated Phase C of UV1 has operated Phase A of UV1 has dropped out Phase B of UV1 has dropped out Phase C of UV1 has dropped out
	PHASE UV2	Same set of operands as shown for PHASE UV1
ELEMENT: POTT (Permissive Overreach Transfer Trip)	POTT OP POTT TX	Permissive over-reaching transfer trip has operated Permissive signal sent
ELEMENT: Power Swing Detect	POWER SWING OUTER POWER SWING MIDDLE POWER SWING INNER POWER SWING BLOCK POWER SWING TMRX PKP POWER SWING TMRX PKP POWER SWING 50DD POWER SWING 50DD POWER SWING INCOMING POWER SWING OUTGOING POWER SWING UN/BLOCK	Positive Sequence impedance in outer characteristic. Positive Sequence impedance in middle characteristic. Positive Sequence impedance in inner characteristic. Power Swing Blocking element operated. Power Swing Timer <i>x</i> picked up. Out-of-step Tripping operated. The Power Swing element detected a disturbance other than power swing. An unstable power swing has been detected (incoming locus). An unstable power swing has been detected (outgoing locus).
ELEMENT: Selector Switch	SELECTOR 1 POS Y SELECTOR 1 BIT 0 SELECTOR 1 BIT 1 SELECTOR 1 BIT 2 SELECTOR 1 STP ALARM SELECTOR 1 BIT ALARM SELECTOR 1 ALARM SELECTOR 1 PWR ALARM	Selector Switch 1 is in Position Y (mutually exclusive operands). First bit of the 3-bit word encoding position of Selector 1. Second bit of the 3-bit word encoding position of Selector 1. Third bit of the 3-bit word encoding position of Selector 1. Position of Selector 1 has been pre-selected with the stepping up control input but not acknowledged. Position of Selector 1 has been pre-selected with the 3-bit control input but not acknowledged. Position of Selector 1 has been pre-selected but not acknowledged. Position of Selector 1 has been pre-selected but not acknowledged. Position of Selector 1 has been pre-selected but not acknowledged. Position of Selector 5 witch 1 is undetermined or restored from memory when the relay powers up and synchronizes to the 3-bit input.
	SELECTOR 2	Same set of operands as shown above for SELECTOR 1
ELEMENT: Setting Group	SETTING GROUP ACT 1 ↓ SETTING GROUP ACT 6	Setting Group 1 is active Setting Group 6 is active
ELEMENT: Disturbance Detector	SRCx 50DD OP	Source x Disturbance Detector has operated
ELEMENT: VTFF (Voltage Transformer Fuse Failure)	SRCx VT FUSE FAIL OP SRCx VT FUSE FAIL DPO SRCx VT FUSE FAIL VOL LOSS	Source x VT Fuse Failure detector has operated Source x VT Fuse Failure detector has dropped out Source x has lost voltage signals (V2 below 15% AND V1 below 5% of nominal)
ELEMENT: Stub Bus	STUB BUS OP	Stub Bus is operated
ELEMENT: Synchrocheck	SYNC 1 DEAD S OP SYNC 1 DEAD S DPO SYNC 1 SYNC OP SYNC 1 SYNC DPO SYNC 1 CLS OP SYNC 1 CLS DPO SYNC 1 V1 ABOVE MIN SYNC 1 V1 BELOW MAX SYNC 1 V2 ABOVE MIN SYNC 1 V2 BELOW MAX	Synchrocheck 1 dead source has operated Synchrocheck 1 dead source has dropped out Synchrocheck 1 in synchronization has operated Synchrocheck 1 in synchronization has dropped out Synchrocheck 1 close has operated Synchrocheck 1 close has dropped out Synchrocheck 1 V1 is above the minimum live voltage Synchrocheck 1 V1 is below the maximum dead voltage Synchrocheck 1 V2 is above the minimum live voltage Synchrocheck 1 V2 is above the minimum live voltage Synchrocheck 1 V2 is below the maximum dead voltage
	SYNC 2	Same set of operands as shown for SYNC 1
FIXED OPERANDS	Off	Logic = 0. Does nothing and may be used as a delimiter in an equation list; used as 'Disable' by other features.
	On	Logic = 1. Can be used as a test setting.

Table 5–6: L90 FLEXLOGIC[™] OPERANDS (Sheet 6 of 7)

OPERAND TYPE	OPERAND SYNTAX	OPERAND DESCRIPTION
INPUTS/OUTPUTS: Contact Inputs	Cont lp 1 On Cont lp 2 On	(will not appear unless ordered) (will not appear unless ordered)
Contact inputs	\downarrow	\downarrow \downarrow \downarrow \downarrow \downarrow
	Cont lp 1 Off Cont lp 2 Off	(will not appear unless ordered) (will not appear unless ordered)
	· · · · · · · · · · · · · · · · · · ·	\downarrow
INPUTS/OUTPUTS: Contact Outputs,	Cont Op 1 IOn Cont Op 2 IOn	(will not appear unless ordered) (will not appear unless ordered)
Current (from detector on	Ļ	\downarrow \downarrow \uparrow
Form-A output only)	Cont Op 1 IOff Cont Op 2 IOff	(will not appear unless ordered) (will not appear unless ordered)
INPUTS/OUTPUTS: Contact Outputs,	Cont Op 1 VOn Cont Op 2 VOn	(will not appear unless ordered) (will not appear unless ordered)
Voltage		
(from detector on Form-A output only)	Cont Op 1 VOff	(will not appear unless ordered)
	Cont Op 2 VOff ↓	(will not appear unless ordered) ↓
INPUTS/OUTPUTS:	Direct I/P 1-1 On	(appears only when L90 Comm card is used)
Direct Input	Direct I/P 1-8 On	↓ (appears only when L90 Comm card is used)
	Direct I/P 2-1 On	(appears only when L90 Comm card is used)
	↓ Direct I/P 2-8 On	↓ (appears only when L90 Comm card is used)
INPUTS/OUTPUTS:	REMOTE INPUT 1 On	Flag is set, logic=1
Remote Inputs	↓ REMOTE INPUT 32 On	↓ Flag is set, logic=1
INPUTS/OUTPUTS:	Virt lp 1 On	Flag is set, logic=1
Virtual Inputs	Virt Ip 64 On	↓ Flag is set, logic=1
INPUTS/OUTPUTS:	Virt Op 1 On	Flag is set, logic=1
Virtual Outputs	Virt Op 96 On	↓ Flag is set, logic=1
LED TEST	LED TEST IN PROGRESS	An LED test has been initiated and has not finished.
REMOTE DEVICES	REMOTE DEVICE 1 On	Flag is set, logic=1
	REMOTE DEVICE 16 On	↓ Flag is set, logic=1
	REMOTE DEVICE 1 Off	Flag is set, logic=1
	↓ REMOTE DEVICE 16 Off	↓ Flag is set, logic=1
RESETTING	RESET OP	Reset command is operated (set by all 3 operands below)
	RESET OP (COMMS) RESET OP (OPERAND)	Communications source of the reset command Operand (assigned in the INPUTS/OUTPUTS ⇔ I RESETTING menu) source
	RESET OP (PUSHBUTTON)	of the reset command Reset key (pushbutton) source of the reset command
SELF-	ANY MAJOR ERROR	Any of the major self-test errors generated (major error)
DIAGNOSTICS	ANY MINOR ERROR ANY SELF-TEST	Any of the minor self-test errors generated (minor error) Any self-test errors generated (generic, any error)
	BATTERY FAIL	See description in Chapter 7: Commands and Targets.
	DSP ERROR	See description in Chapter 7: Commands and Targets.
	EEPROM DATA ERROR EQUIPMENT MISMATCH	See description in Chapter 7: Commands and Targets. See description in Chapter 7: Commands and Targets.
	FLEXLOGIC ERR TOKEN	See description in Chapter 7: Commands and Targets.
	IRIG-B FAILURE	See description in Chapter 7: Commands and Targets. See description in Chapter 7: Commands and Targets.
	LOW ON MEMORY	See description in Chapter 7: Commands and Targets.
	NO DSP INTERRUPTS PRI ETHERNET FAIL	See description in Chapter 7: Commands and Targets. See description in Chapter 7: Commands and Targets.
	PROGRAM MEMORY	See description in Chapter 7: Commands and Targets.
		See description in Chapter 7: Commands and Targets.
	REMOTE DEVICE OFF SEC ETHERNET FAIL	See description in Chapter 7: Commands and Targets. See description in Chapter 7: Commands and Targets.
	SNTP FAILURE	See description in Chapter 7: Commands and Targets.
	SYSTEM EXCEPTION UNIT NOT CALIBRATED	See description in Chapter 7: Commands and Targets. See description in Chapter 7: Commands and Targets.
	UNIT NOT PROGRAMMED	See description in Chapter 7: Commands and Targets.
	WATCHDOG ERROR	See description in Chapter 7: Commands and Targets.

5

Table 5–6: L90 FLEXLOGIC[™] OPERANDS (Sheet 7 of 7)

OPERAND TYPE	OPERAND SYNTAX	OPERAND DESCRIPTION
UNAUTHORIZED ACCESS ALARM	UNAUTHORIZED ACCESS	Asserted when a password entry fails while accessing a password-protected level of the relay.
USER- PROGRAMMABLE PUSHBUTTONS	PUSHBUTTON X ON PUSHBUTTON X OFF	Pushbutton Number x is in the 'On' position Pushbutton Number x is in the 'Off' position

Some operands can be re-named by the user. These are the names of the breakers in the breaker control feature, the ID (identification) of contact inputs, the ID of virtual inputs, and the ID of virtual outputs. If the user changes the default name/ ID of any of these operands, the assigned name will appear in the relay list of operands. The default names are shown in the FlexLogic[™] operands table above.

The characteristics of the logic gates are tabulated below, and the operators available in FlexLogic[™] are listed in the Flex-Logic[™] operators table.

GATES	NUMBER OF INPUTS	OUTPUT IS '1' (= ON) IF
NOT	1	input is '0'
OR	2 to 16	any input is '1'
AND	2 to 16	all inputs are '1'
NOR	2 to 16	all inputs are '0'
NAND	2 to 16	any input is '0'
XOR	2	only one input is '1'

Table 5–7: FLEXLOGIC[™] GATE CHARACTERISTICS

Table 5–8: FLEXLOGIC[™] OPERATORS

TYPE	SYNTAX	DESCRIPTION	NOTES	
Editor	INSERT	Insert a parameter in an equation list.		
	DELETE Delete a parameter from an equation list.			
End	END	The first END encountered signifies the last entry in the list of processed FlexLogic [™] parameters.		
One Shot	POSITIVE ONE SHOT	One shot that responds to a positive going edge.	A 'one shot' refers to a single input gate	
	NEGATIVE ONE SHOT	One shot that responds to a negative going edge.	that generates a pulse in response to an edge on the input. The output from a 'one shot' is True (positive) for only one pass	
	DUAL ONE SHOT	One shot that responds to both the positive and negative going edges.	shŏť is True (positive) for only one pass through the FlexLogic™ equation. There is a maximum of 64 'one shots'.	
Logic	NOT	Logical Not	Operates on the previous parameter.	
Gate	OR(2)	2 input OR gate	Operates on the 2 previous parameters.	
	OR(16)	16 input OR gate	$\stackrel{\vee}{Operates}$ on the 16 previous parameters.	
	AND(2)	2 input AND gate	Operates on the 2 previous parameters.	
	AND(16)	16 input AND gate	Operates on the 16 previous parameters.	
	NOR(2)	2 input NOR gate	Operates on the 2 previous parameters.	
	NOR(16)	16 input NOR gate	Operates on the 16 previous parameters.	
	NAND(2) 2 input NAND gate		Operates on the 2 previous parameters.	
	NAND(16)	16 input NAND gate	Operates on the 16 previous parameters.	
	XOR(2)	2 input Exclusive OR gate	Operates on the 2 previous parameters.	
	LATCH (S,R)	Latch (Set, Reset) - reset-dominant	The parameter preceding LATCH(S,R) is the Reset input. The parameter preceding the Reset input is the Set input.	
Timer	TIMER 1	Timer set with FlexLogic™ Timer 1 settings.	The timer is started by the preceding parameter. The output of the timer is TIMER #.	
	TIMER 32	↓ Timer set with FlexLogic™ Timer 32 settings.		
Assign Virtual Output	= Virt Op 1 Virt Op 96	Assigns previous FlexLogic™ parameter to Virtual Output 1.	The virtual output is set by the preceding parameter	
Calput		Assigns previous FlexLogic™ parameter to Virtual Output 96.		

5.4.2 FLEXLOGIC[™] RULES

When forming a FlexLogic[™] equation, the sequence in the linear array of parameters must follow these general rules:

- Operands must precede the operator which uses the operands as inputs. 1.
- 2. Operators have only one output. The output of an operator must be used to create a virtual output if it is to be used as an input to two or more operators.
- 3. Assigning the output of an operator to a Virtual Output terminates the equation.
- 4. A timer operator (e.g. "TIMER 1") or virtual output assignment (e.g. " = Virt Op 1") may only be used once. If this rule is broken, a syntax error will be declared.

5.4.3 FLEXLOGIC[™] EVALUATION

Each equation is evaluated in the order in which the parameters have been entered.

FlexLogic™ provides latches which by definition have a memory action, remaining in the set state after the set input has been asserted. However, they are volatile; i.e. they reset on the re-application of control CAUTION power.

When making changes to settings, all FlexLogic[™] equations are re-compiled whenever any new setting value is entered, so all latches are automatically reset. If it is necessary to re-initialize FlexLogic™ during testing, for example, it is suggested to power the unit down and then back up.

5.4.4 FLEXLOGIC[™] EXAMPLE

This section provides an example of implementing logic for a typical application. The sequence of the steps is quite important as it should minimize the work necessary to develop the relay settings. Note that the example presented in the figure below is intended to demonstrate the procedure, not to solve a specific application situation.

In the example below, it is assumed that logic has already been programmed to produce Virtual Outputs 1 and 2, and is only a part of the full set of equations used. When using FlexLogic[™], it is important to make a note of each Virtual Output used – a Virtual Output designation (1 to 96) can only be properly assigned once.





Figure 5–24: EXAMPLE LOGIC SCHEME

Inspect the example logic diagram to determine if the required logic can be implemented with the FlexLogic[™] operators. If this is not possible, the logic must be altered until this condition is satisfied. Once this is done, count the inputs to each gate to verify that the number of inputs does not exceed the FlexLogic[™] limits, which is unlikely but possible. If the number of inputs is too high, subdivide the inputs into multiple gates to produce an equivalent. For example, if 25 inputs to an AND gate are required, connect Inputs 1 through 16 to AND(16), 17 through 25 to AND(9), and the outputs from these two gates to AND(2).

Inspect each operator between the initial operands and final virtual outputs to determine if the output from the operator is used as an input to more than one following operator. If so, the operator output must be assigned as a Virtual Output.

For the example shown above, the output of the AND gate is used as an input to both OR#1 and Timer 1, and must therefore be made a Virtual Output and assigned the next available number (i.e. Virtual Output 3). The final output must also be assigned to a Virtual Output as Virtual Output 4, which will be programmed in the contact output section to operate relay H1 (i.e. Output Contact H1).

Therefore, the required logic can be implemented with two FlexLogic[™] equations with outputs of Virtual Output 3 and Virtual Output 4 as shown below.





2. Prepare a logic diagram for the equation to produce Virtual Output 3, as this output will be used as an operand in the Virtual Output 4 equation (create the equation for every output that will be used as an operand first, so that when these operands are required they will already have been evaluated and assigned to a specific Virtual Output). The logic for Virtual Output 3 is shown below with the final output assigned.




Figure 5–26: LOGIC FOR VIRTUAL OUTPUT 3

3. Prepare a logic diagram for Virtual Output 4, replacing the logic ahead of Virtual Output 3 with a symbol identified as Virtual Output 3, as shown below.




Figure 5–27: LOGIC FOR VIRTUAL OUTPUT 4

4. Program the FlexLogic[™] equation for Virtual Output 3 by translating the logic into available FlexLogic[™] parameters. The equation is formed one parameter at a time until the required logic is complete. It is generally easier to start at the output end of the equation and work back towards the input, as shown in the following steps. It is also recommended to list operator inputs from bottom to top. For demonstration, the final output will be arbitrarily identified as parameter 99, and each preceding parameter decremented by one in turn. Until accustomed to using FlexLogic[™], it is suggested that a worksheet with a series of cells marked with the arbitrary parameter numbers be prepared, as shown below.




Figure 5–28: FLEXLOGIC[™] WORKSHEET

- 5. Following the procedure outlined, start with parameter 99, as follows:
 - 99: The final output of the equation is Virtual Output 3, which is created by the operator "= Virt Op n". This parameter is therefore "= Virt Op 3."

- 98: The gate preceding the output is an AND, which in this case requires two inputs. The operator for this gate is a 2-input AND so the parameter is "AND(2)". Note that FlexLogic[™] rules require that the number of inputs to most types of operators must be specified to identify the operands for the gate. As the 2-input AND will operate on the two operands preceding it, these inputs must be specified, starting with the lower.
- 97: This lower input to the AND gate must be passed through an inverter (the NOT operator) so the next parameter is "NOT". The NOT operator acts upon the operand immediately preceding it, so specify the inverter input next.
- 96: The input to the NOT gate is to be contact input H1c. The ON state of a contact input can be programmed to be set when the contact is either open or closed. Assume for this example the state is to be ON for a closed contact. The operand is therefore "Cont Ip H1c On".
- 95: The last step in the procedure is to specify the upper input to the AND gate, the operated state of digital element 2. This operand is "DIG ELEM 2 OP".

Writing the parameters in numerical order can now form the equation for VIRTUAL OUTPUT 3:

```
[95] DIG ELEM 2 OP
[96] Cont Ip H1c On
[97] NOT
[98] AND(2)
[99] = Virt Op 3
```

It is now possible to check that this selection of parameters will produce the required logic by converting the set of parameters into a logic diagram. The result of this process is shown below, which is compared to the Logic for Virtual Output 3 diagram as a check.




Figure 5–29: FLEXLOGIC™ EQUATION FOR VIRTUAL OUTPUT 3

- 6. Repeating the process described for VIRTUAL OUTPUT 3, select the FlexLogic[™] parameters for Virtual Output 4.
 - 99: The final output of the equation is VIRTUAL OUTPUT 4 which is parameter "= Virt Op 4".
 - 98: The operator preceding the output is Timer 2, which is operand "TIMER 2". Note that the settings required for the timer are established in the timer programming section.
 - 97: The operator preceding Timer 2 is OR #2, a 3-input OR, which is parameter "OR(3)".
 - 96: The lowest input to OR #2 is operand "Cont Ip H1c On".
 - 95: The center input to OR #2 is operand "TIMER 1".
 - 94: The input to Timer 1 is operand "Virt Op 3 On".
 - 93: The upper input to OR #2 is operand "LATCH (S,R)".
 - 92: There are two inputs to a latch, and the input immediately preceding the latch reset is OR #1, a 4-input OR, which is parameter "OR(4)".
 - 91: The lowest input to OR #1 is operand "Virt Op 3 On".
 - 90: The input just above the lowest input to OR #1 is operand "XOR(2)".
 - 89: The lower input to the XOR is operand "DIG ELEM 1 PKP".
 - 88: The upper input to the XOR is operand "Virt Ip 1 On".
 - 87: The input just below the upper input to OR #1 is operand "Virt Op 2 On".
 - 86: The upper input to OR #1 is operand "Virt Op 1 On".
 - 85: The last parameter is used to set the latch, and is operand "Virt Op 4 On".

The equation for VIRTUAL OUTPUT 4 is:

[85]	Virt Op 4 On
[86]	Virt Op 1 On
[87]	Virt Op 2 On
[88]	Virt Ip 1 On
[89]	DIG ELEM 1 PKP
[90]	XOR (2)
[91]	Virt Op 3 On
[92]	OR(4)
[93]	LATCH (S,R)
[94]	Virt Op 3 On
[95]	TIMER 1
[96]	Cont Ip H1c On
[97]	OR(3)
[98]	TIMER 2
[99]	= Virt Op 4

It is now possible to check that the selection of parameters will produce the required logic by converting the set of parameters into a logic diagram. The result of this process is shown below, which is compared to the Logic for Virtual Output 4 diagram as a check.




Figure 5–30: FLEXLOGIC[™] EQUATION FOR VIRTUAL OUTPUT 4

7. Now write the complete FlexLogic[™] expression required to implement the logic, making an effort to assemble the equation in an order where Virtual Outputs that will be used as inputs to operators are created before needed. In cases where a lot of processing is required to perform logic, this may be difficult to achieve, but in most cases will not cause problems as all logic is calculated at least 4 times per power frequency cycle. The possibility of a problem caused by sequential processing emphasizes the necessity to test the performance of FlexLogic[™] before it is placed in service.

In the following equation, Virtual Output 3 is used as an input to both Latch 1 and Timer 1 as arranged in the order shown below:

DIG ELEM 2 OP Cont Ip Hlc On NOT AND(2)


= Virt Op 3 Virt Op 4 On Virt Op 1 On Virt Op 2 On Virt Ip 1 On DIG ELEM 1 PKP XOR(2)Virt Op 3 On OR(4) LATCH (S,R) Virt Op 3 On TIMER 1 Cont Ip H1c On OR(3) TIMER 2 = Virt Op 4 END

In the expression above, the Virtual Output 4 input to the 4-input OR is listed before it is created. This is typical of a form of feedback, in this case, used to create a seal-in effect with the latch, and is correct.

8. The logic should always be tested after it is loaded into the relay, in the same fashion as has been used in the past. Testing can be simplified by placing an "END" operator within the overall set of FlexLogic[™] equations. The equations will then only be evaluated up to the first "END" operator.


The "On" and "Off" operands can be placed in an equation to establish a known set of conditions for test purposes, and the "INSERT" and "DELETE" commands can be used to modify equations.

5.4.5 FLEXLOGIC™ EQUATION EDITOR



There are 512 FlexLogic[™] entries available, numbered from 1 to 512, with default 'END' entry settings. If a "Disabled" Element is selected as a FlexLogic[™] entry, the associated state flag will never be set to '1'. The '+/-' key may be used when editing FlexLogic[™] equations from the keypad to quickly scan through the major parameter types.

5.4.6 FLEXLOGIC[™] TIMERS



There are 32 identical FlexLogic[™] timers available. These timers can be used as operators for FlexLogic[™] equations.

- **TIMER 1 TYPE:** This setting is used to select the time measuring unit.
- TIMER 1 PICKUP DELAY: Sets the time delay to pickup. If a pickup delay is not required, set this function to "0".
- TIMER 1 DROPOUT DELAY: Sets the time delay to dropout. If a dropout delay is not required, set this function to "0".

5.4.7 FLEXELEMENTS™

■ FLEXELEMENT 1	FLEXELEMENT 1 FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	FLEXELEMENT 1 NAME: FxEl	Range:	up to 6 alphanumeric characters
MESSAGE	FLEXELEMENT 1 +IN: Off	Range:	Off, any analog actual value parameter
MESSAGE	FLEXELEMENT 1 -IN: Off	Range:	Off, any analog actual value parameter
MESSAGE	FLEXELEMENT 1 INPUT MODE: Signed	Range:	Signed, Absolute
MESSAGE	FLEXELEMENT 1 COMP MODE: Level	Range:	Level, Delta
MESSAGE	FLEXELEMENT 1 DIRECTION: Over	Range:	Over, Under
MESSAGE	FLEXELEMENT 1 PICKUP: 1.000 pu	Range:	–90.000 to 90.000 pu in steps of 0.001
MESSAGE	FLEXELEMENT 1 HYSTERESIS: 3.0%	Range:	0.1 to 50.0% in steps of 0.1
MESSAGE	FLEXELEMENT 1 dt UNIT: milliseconds	Range:	milliseconds, seconds, minutes
MESSAGE	FLEXELEMENT 1 dt: 20	Range:	20 to 86400 in steps of 1
MESSAGE	FLEXELEMENT 1 PKP DELAY: 0.000 s	Range:	0.000 to 65.535 s in steps of 0.001
MESSAGE	FLEXELEMENT 1 RST DELAY: 0.000 s	Range:	0.000 to 65.535 s in steps of 0.001
MESSAGE	FLEXELEMENT 1 BLK: Off	Range:	FlexLogic™ operand
MESSAGE	FLEXELEMENT 1 TARGET: Self-reset	Range:	Self-reset, Latched, Disabled
MESSAGE	FLEXELEMENT 1 EVENTS: Disabled	Range:	Disabled, Enabled

PATH: SETTING \Rightarrow \bigcirc FLEXLOGIC \Rightarrow \bigcirc FLEXELEMENTS \Rightarrow FLEXELEMENT 1(8)

A FlexElement[™] is a universal comparator that can be used to monitor any analog actual value calculated by the relay or a net difference of any two analog actual values of the same type. The effective operating signal could be treated as a signed number or its absolute value could be used as per user's choice.

The element can be programmed to respond either to a signal level or to a rate-of-change (delta) over a pre-defined period of time. The output operand is asserted when the operating signal is higher than a threshold or lower than a threshold as per user's choice.




Figure 5–31: FLEXELEMENT[™] SCHEME LOGIC

The FLEXELEMENT 1 +IN setting specifies the first (non-inverted) input to the FlexElement[™]. Zero is assumed as the input if this setting is set to "Off". For proper operation of the element at least one input must be selected. Otherwise, the element will not assert its output operands.

This FLEXELEMENT 1 –IN setting specifies the second (inverted) input to the FlexElement[™]. Zero is assumed as the input if this setting is set to "Off". For proper operation of the element at least one input must be selected. Otherwise, the element will not assert its output operands. This input should be used to invert the signal if needed for convenience, or to make the element respond to a differential signal such as for a top-bottom oil temperature differential alarm. The element will not operate if the two input signals are of different types, for example if one tries to use active power and phase angle to build the effective operating signal.

The element responds directly to the differential signal if the **FLEXELEMENT 1 INPUT MODE** setting is set to "Signed". The element responds to the absolute value of the differential signal if this setting is set to "Absolute". Sample applications for the "Absolute" setting include monitoring the angular difference between two phasors with a symmetrical limit angle in both directions; monitoring power regardless of its direction, or monitoring a trend regardless of whether the signal increases of decreases.

The element responds directly to its operating signal – as defined by the FLEXELEMENT 1 +IN, FLEXELEMENT 1 –IN and FLEX-ELEMENT 1 INPUT MODE settings – if the FLEXELEMENT 1 COMP MODE setting is set to "Level". The element responds to the rate of change of its operating signal if the FLEXELEMENT 1 COMP MODE setting is set to "Delta". In this case the FLEXELE-MENT 1 dt UNIT and FLEXELEMENT 1 dt settings specify how the rate of change is derived.

The FLEXELEMENT 1 DIRECTION setting enables the relay to respond to either high or low values of the operating signal. The following figure explains the application of the FLEXELEMENT 1 DIRECTION, FLEXELEMENT 1 PICKUP and FLEXELEMENT 1 HYS-TERESIS settings.




Figure 5–32: FLEXELEMENT™ DIRECTION, PICKUP, AND HYSTERESIS

In conjunction with the **FLEXELEMENT 1 INPUT MODE** setting the element could be programmed to provide two extra characteristics as shown in the figure below.




Figure 5–33: FLEXELEMENT™ INPUT MODE SETTING

The FLEXELEMENT 1 PICKUP setting specifies the operating threshold for the effective operating signal of the element. If set to "Over", the element picks up when the operating signal exceeds the FLEXELEMENT 1 PICKUP value. If set to "Under", the element picks up when the operating signal falls below the FLEXELEMENT 1 PICKUP value.

The **FLEXELEMENT 1 HYSTERESIS** setting controls the element dropout. It should be noticed that both the operating signal and the pickup threshold can be negative facilitating applications such as reverse power alarm protection. The FlexElement[™] can be programmed to work with all analog actual values measured by the relay. The **FLEXELEMENT 1 PICKUP** setting is entered in per-unit values using the following definitions of the base units:

Table 5–9: FLEXELEMENT[™] BASE UNITS

87L SIGNALS (Local IA Mag, IB, and IC) (Diff Curr IA Mag, IB, and IC) (Terminal 1 IA Mag, IB, and IC) (Terminal 2 IA Mag, IB and IC)	<i>I</i> _{BASE} = maximum primary RMS value of the +IN and –IN inputs (CT primary for source currents, and 87L source primary current for line differential currents)
87L SIGNALS (Op Square Curr IA, IB, and IC) (Rest Square Curr IA, IB, and IC)	BASE = Squared CT secondary of the 87L source
BREAKER ARCING AMPS (Brk X Arc Amp A, B, and C)	$BASE = 2000 \text{ kA}^2 \times \text{cycle}$
dcmA	BASE = maximum value of the DCMA INPUT MAX setting for the two transducers configured under the +IN and –IN inputs.
FREQUENCY	f _{BASE} = 1 Hz
PHASE ANGLE	φ_{BASE} = 360 degrees (see the UR angle referencing convention)
POWER FACTOR	PF _{BASE} = 1.00
RTDs	BASE = 100°C
SOURCE CURRENT	I _{BASE} = maximum nominal primary RMS value of the +IN and -IN inputs
SOURCE ENERGY (Positive and Negative Watthours, Positive and Negative Varhours)	E _{BASE} = 10000 MWh or MVAh, respectively
SOURCE POWER	P_{BASE} = maximum value of $V_{BASE} \times I_{BASE}$ for the +IN and -IN inputs
SOURCE VOLTAGE	V_{BASE} = maximum nominal primary RMS value of the +IN and -IN inputs
SYNCHROCHECK (Max Delta Volts)	V_{BASE} = maximum primary RMS value of all the sources related to the +IN and –IN inputs


The FLEXELEMENT 1 HYSTERESIS setting defines the pickup–dropout relation of the element by specifying the width of the hysteresis loop as a percentage of the pickup value as shown in the FlexElement[™] Direction, Pickup, and Hysteresis diagram.

The FLEXELEMENT 1 DT UNIT setting specifies the time unit for the setting FLEXELEMENT 1 dt. This setting is applicable only if FLEXELEMENT 1 COMP MODE is set to "Delta". The FLEXELEMENT 1 DT setting specifies duration of the time interval for the rate of change mode of operation. This setting is applicable only if FLEXELEMENT 1 COMP MODE is set to "Delta".

This FLEXELEMENT 1 PKP DELAY setting specifies the pickup delay of the element. The FLEXELEMENT 1 RST DELAY setting specifies the reset delay of the element.

5.4.8 NON-VOLATILE LATCHES

PATH: SETTINGS ⇔ ⊕ FLEXLOGIC ⇔ ⊕ NON-VOLATILE LATCHES ⇔ LATCH 1(16)



The non-volatile latches provide a permanent logical flag that is stored safely and will not reset upon reboot after the relay is powered down. Typical applications include sustaining operator commands or permanently block relay functions, such as Autorecloser, until a deliberate HMI action resets the latch. The settings, logic, and element operation are described below:

- LATCH 1 TYPE: This setting characterizes Latch 1 to be Set- or Reset-dominant.
- LATCH 1 SET: If asserted, the specified FlexLogic[™] operands 'sets' Latch 1.
- LATCH 1 RESET: If asserted, the specified FlexLogic[™] operand 'resets' Latch 1.

LATCH N TYPE	LATCH N SET	LATCH N RESET	LATCH N ON	LATCH N OFF
Reset Dominant	ON	OFF	ON	OFF
	OFF OFF		Previous State	Previous State
	ON ON		OFF	ON
	OFF	ON	OFF	ON
Set Dominant	ON	OFF	ON	OFF
	ON	ON	ON	OFF
	OFF OFF		Previous State	Previous State
	OFF	ON	OFF	ON




Figure 5-34: NON-VOLATILE LATCH OPERATION TABLE (N=1 to 16) AND LOGIC

5.5 GROUPED ELEMENTS

5.5.1 OVERVIEW

Each protection element can be assigned up to six different sets of settings according to Setting Group designations 1 to 6. The performance of these elements is defined by the active Setting Group at a given time. Multiple setting groups allow the user to conveniently change protection settings for different operating situations (e.g. altered power system configuration, season of the year). The active setting group can be preset or selected via the **SETTING GROUPS** menu (see the *Control Elements* section later in this chapter). See also the *Introduction to Elements* section at the beginning of this chapter.

5.5.2 SETTING GROUP

TH: SETTINGS \hookrightarrow & GROUPED ELEMENTS \hookrightarrow SETTING GROUP 1(6)					
SETTING GROUP 1		LINE DIFFERENTIALELEMENTS	See page 5-79.		
MESSAGE		LINE PICKUP	See page 5-84.		
MESSAGE		DISTANCE	See page 5-86.		
MESSAGE		POWER SWINGDETECT	See page 5-104.		
MESSAGE		LOAD ENCROACHMENT	See page 5-112.		
MESSAGE		<pre>PHASE CURRENT</pre>	See page 5-114.		
MESSAGE		NEUTRAL CURRENT	See page 5-124.		
MESSAGE		GROUND CURRENT	See page 5-132.		
MESSAGE		NEGATIVE SEQUENCECURRENT	See page 5-134.		
MESSAGE		<pre>BREAKER FAILURE</pre>	See page 5-139.		
MESSAGE		■ VOLTAGE ELEMENTS	See page 5-148.		
MESSAGE		<pre>SUPERVISING ELEMENTS</pre>	See page 5-154.		


PATH: SETTINGS $\Rightarrow \square$ GROUPED ELEMENTS \Rightarrow SETTING GROUP 1(6)

Each of the six Setting Group menus is identical. **SETTING GROUP 1** (the default active group) automatically becomes active if no other group is active (see the *Control Elements* section for additional details).

5.5.3 LINE DIFFERENTIAL ELEMENTS



PATH: SETTINGS \bigcirc GROUPED ELEMENTS \Rightarrow SETTING GROUP 1(6) \Rightarrow LINE DIFFERENTIAL ELEMENTS



5.5 GROUPED ELEMEN	15		5 SET
b) CURRENT DIFFERENT			
PATH: SETTINGS ⇔ U GROUP		S ⇔ SETTING GROUP 1(6) ⇔ LINE D CURRENT DIFF FUNCTION: Disabled	IFFERENTIAL ⇔ CURRENT DIFFERENTIAL Range: Disabled, Enabled
MESS		CURRENT DIFF SIGNAL SOURCE 1: SRC 1	Range: SRC 1, SRC 2, SRC 3, SRC 4
MESS	AGE	CURRENT DIFF SIGNAL SOURCE 2: None	Range: None, SRC 1, SRC 2, SRC 3, SRC 4
MESS	AGE	CURRENT DIFF SIGNAL SOURCE 3: None	Range: None, SRC 1, SRC 2, SRC 3, SRC 4
MESS	AGE	CURRENT DIFF SIGNAL SOURCE 4: None	Range: None, SRC 1, SRC 2, SRC 3, SRC 4
MESS	AGE	CURRENT DIFF BLOCK: Off	Range: FlexLogic™ operand
MESS	AGE	CURRENT DIFF PICKUP: 0.20 pu	Range: 0.10 to 4.00 pu in steps of 0.01
MESS	AGE	CURRENT DIFF CT TAP 1: 1.00	Range: 0.20 to 5.00 in steps of 0.01
MESS	AGE	CURRENT DIFF CT TAP 2: 1.00	Range: 0.20 to 5.00 in steps of 0.01
MESS	AGE	CURRENT DIFF RESTRAINT 1: 30%	Range: 1 to 50% in steps of 1
MESS		CURRENT DIFF RESTRAINT 2: 50%	Range: 1 to 70% in steps of 1
MESS	AGE	CURRENT DIFF BREAK PT: 1.0 pu	Range: 0.0 to 20.0 pu in steps of 0.1
MESS	AGE	CURRENT DIFF DTT: Enabled	Range: Disabled, Enabled
MESS	AGE	CURRENT DIFF KEY DTT: Off	Range: FlexLogic™ operand
MESS	AGE	CURRENT DIFF TARGET: Self-reset	Range: Self-reset, Latched, Disabled

• CURRENT DIFF SIGNAL SOURCE 1: Selects the first source for the current differential element local operating current. If more than one source is configured, other source currents are internally matched to the source assigned with this setting, which is the always the reference source for the current differential element. This source is mandatory and is assigned with the SYSTEM SETUP ⇒ U SIGNAL SOURCES ⇒ SOURCE 1 menu.

CURRENT DIFF

EVENTS: Disabled

MESSAGE

Range: Disabled, Enabled

- CURRENT DIFF SIGNAL SOURCE 2: Selects the second source for current differential function for applications where more than one set of CT circuitry is connected directly to L90.
- CURRENT DIFF SIGNAL SOURCE 3: Selects the third source for the current differential function for applications where more than two sets of CT circuitry are connected directly to L90.
- CURRENT DIFF SIGNAL SOURCE 4: Selects the fourth source for the current differential function for applications where four sets of CT circuitry are connected directly to L90.
- CURRENT DIFF BLOCK: Selects a FlexLogic[™] operand to block the operation of the current differential element.

5 SETTINGS

Υ^Δ

- **CURRENT DIFF PICKUP:** This setting is used to select current differential pickup value.
- CURRENT DIFF CT TAP 1(2): This setting adapts the remote terminal 1 or 2 (communication channel) CT ratio to the local ratio if the CT ratios for the local and remote terminals are different. The setting value is determined by CT_{prim_rem} / CT_{prim_loc} for local and remote terminal CTs (where CT_{prim_rem} / CT_{prim_loc} is referred to as the CT primary rated current). Ratio matching must always be performed against remote CTs and is configured under the **CURRENT** DIFF SIGNAL SOURCE 1 source. See the Current Differential Settings application example in Chapter 9 for details.
- CURRENT DIFF RESTRAINT 1(2): Selects the bias characteristic for the first (second) slope.
- **CURRENT DIFF BREAK PT:** This setting is used to select an intersection point between the two slopes.
- CURRENT DIFF DTT: Enables/disables the sending of a DTT by the current differential element on per single-phase basis to remote relays. To allow the L90 to restart from Master-Master to Master-Slave mode (very important on threeterminal applications), CURR DIFF DTT must be set to "Enabled".
- CURRENT DIFF KEY DTT: This setting selects an additional protection element (besides the current differential element; for example, distance element or breaker failure) which keys the DTT on a per three-phase basis.

For the current differential element to function properly, it is imperative that all L90 relays on the protected line have the same firmware revisions. NOTE





Figure 5–35: CURRENT DIFFERENTIAL SCHEME LOGIC

GE Multilin

5

c) STUB BUS






The Stub Bus element protects for faults between two breakers in a breaker-and-a-half or ring bus configuration when the line disconnect switch is open. At the same time, if the line is still energized through the remote terminal(s), differential protection is still required (the line may still need to be energized because there is a tapped load on a two terminal line or because the line is a three terminal line with two of the terminals still connected). Correct operation for this condition is achieved by the local relay sending zero current values to the remote end(s) so that a local bus fault does not result in tripping the line. At the local end, the differential element is disabled and stub bus protection is provided by a user-selected overcurrent element. If there is a line fault, the remote end(s) will trip on differential but local differential function and DTT signal (if enabled) to the local end, will be blocked by the stub bus logic allowing the local breakers to remain closed.

- STUB BUS FUNCTION: There are three requirements for Stub Bus operation: the element must be enabled, an indication that the line disconnect is open, and the STUB BUS TRIGGER setting is set as indicated below. There are two methods of setting the stub bus trigger and thus setting up Stub Bus operation:
 - 1. If **STUB BUS TRIGGER** is "On", the STUB BUS OPERATE operand picks up as soon as the disconnect switch opens, causing zero currents to be transmitted to remote end(s) and DTT receipt from remote end(s) to be permanently blocked. An overcurrent element, blocked by disconnect switch closed, provides protection for the local bus.
 - 2. An alternate method is to set STUB BUS TRIGGER to be the pickup of an assigned instantaneous overcurrent element. The instantaneous overcurrent element must operate quickly enough to pick up the STUB BUS OPERATE operand, disable the local differential, and send zero currents to the other terminal(s). If the bus minimum fault current is above 5 times the instantaneous overcurrent pickup, tests have confirmed that the STUB BUS OPERATE operand always pick up correctly for a stub bus fault and prevents tripping of the remote terminal. If minimum stub bus fault current is below this value, then Method 1 should be used. Note also that correct testing of stub bus operation, when this method is used, requires sudden injection of a fault currents above 5 times instantaneous overcurrent pickup. The assigned current element should be mapped to appropriate output contact(s) to trip the stub bus breakers. It should be blocked unless disconnect is open. To prevent 87L tripping from remote L90 relays still protecting the line, the auxiliary contact of line disconnect switch (logic "1" when line switch is open) should be assigned to block the local 87L function by using the CURRENT DIFF BLOCK setting.
- STUB BUS DISCONNECT: Selects a FlexLogic[™] operand to represent the open state of auxiliary contact of line disconnect switch (logic "1" when line disconnect switch is open). If necessary, simple logic representing not only line disconnect switch but also the closed state of the breakers can be created with FlexLogic[™] and assigned to this setting.
- STUB BUS TRIGGER: Selects a FlexLogic[™] operand that causes the STUB BUS OPERATE operand to pick up if the line disconnect is open. It can be set either to "On" or to an instantaneous overcurrent element (see above). If the instantaneous overcurrent used for the stub bus protection is set with a time delay, then STUB BUS TRIGGER should use

the associated instantaneous overcurrent pickup operand. The source assigned for the current of this element must cover the stub between CTs of the associated breakers and disconnect switch.



5.5.4 LINE PICKUP

■ LINE PICKUP	LINE PICKUP FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	LINE PICKUP SIGNAL SOURCE: SRC 1	Range:	SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	PHASE IOC LINE PICKUP: 1.000 pu	Range:	0.000 to 30.000 pu in steps of 0.001
MESSAGE	LINE PICKUP UV PKP: 0.700 pu	Range:	0.000 to 3.000 pu in steps of 0.001
MESSAGE	LINE END OPEN PICKUP DELAY: 0.150 s	Range:	0.000 to 65.535 s in steps of 0.001
MESSAGE	LINE END OPEN RESET DELAY: 0.090 s	Range:	0.000 to 65.535 s in steps of 0.001
MESSAGE	LINE PICKUP OV PKP DELAY: 0.040 s	Range:	0.000 to 65.535 s in steps of 0.001
MESSAGE	AR CO-ORD BYPASS: Enabled	Range:	Disabled, Enabled
MESSAGE	AR CO-ORD PICKUP DELAY: 0.045 s	Range:	0.000 to 65.535 s in steps of 0.001
MESSAGE	AR CO-ORD RESET DELAY: 0.005 s	Range:	0.000 to 65.535 s in steps of 0.001
MESSAGE	TERMINAL OPEN: Off	Range:	FlexLogic™ operand
MESSAGE	AR ACCELERATE: Off	Range:	FlexLogic™ operand
MESSAGE	LINE PICKUP DISTANCE TRIP: Enabled	Range:	Disabled, Enabled
MESSAGE	LINE PICKUP BLOCK: Off	Range:	FlexLogic™ operand
MESSAGE	LINE PICKUP TARGET: Self-reset	Range:	Self-reset, Latched, Disabled
MESSAGE	LINE PICKUP EVENTS: Disabled	Range:	Disabled, Enabled


PATH: SETTINGS \Rightarrow \bigcirc GROUPED ELEMENTS \Rightarrow SETTING GROUP 1(6) \Rightarrow \bigcirc LINE PICKUP

The Line Pickup feature uses a combination of undercurrent and undervoltage to identify a line that has been de-energized (line end open). Alternately, the user may assign a FlexLogic[™] operand to the **TERMINAL OPEN** setting that specifies the terminal status. Three instantaneous overcurrent elements are used to identify a previously de-energized line that has been closed onto a fault. Faults other than close-in faults can be identified satisfactorily with the Distance elements.

Co-ordination features are included to ensure satisfactory operation when high speed 'automatic reclosure (AR)' is employed. The **AR CO-ORD DELAY** setting allows the overcurrent setting to be below the expected load current seen after reclose. Co-ordination is achieved by all of the **LINE PICKP UV** elements resetting and blocking the trip path before the **AR CO-ORD DELAY** times out. The **AR CO-ORD BYPASS** setting is normally enabled. It is disabled if high speed autoreclosure is implemented.

The line pickup protection incorporates Zone 1 extension capability. When the line is being re-energized from the local terminal, pickup of an overreaching Zone 2 or excessive phase current within eight power cycles after the autorecloser issues a close command results in the LINE PICKUP RCL TRIP FlexLogic[™] operand. For security, the overcurrent trip is supervised by an undervoltage condition, which in turn is controlled by the VT FUSE FAIL OP operand with a 10 ms coordination timer. If a trip from distance in not required, then it can be disabled with the **LINE PICKUP DISTANCE TRIP** setting. Configure the LINE PICKUP RCL TRIP operand to perform a trip action if the intent is apply Zone 1 extension.

The Zone 1 extension philosophy used here normally operates from an under-reaching zone, and uses an overreaching distance zone when reclosing the line with the other line end open. The **AR ACCELERATE** setting is provided to achieve Zone 1 extension functionality if external autoreclosure is employed. Another Zone 1 extension approach is to permanently apply an overreaching zone, and reduce the reach when reclosing. This philosophy can be programmed via the Autoreclose scheme.



Source, configured in Line Pickup element

Figure 5–37: LINE PICKUP SCHEME LOGIC

a) MAIN MENU

Range: SRC 1, SRC 2, SRC 3, SRC 4 DISTANCE DISTANCE SOURCE: SRC 1 Range: 5 to 25 cycles in steps of 1 MEMORY MESSAGE DURATION: 10 cycles Range: FlexLogic[™] operand FORCE SELF-POLAR: MESSAGE Off Range: FlexLogic[™] operand FORCE MEM-POLAR: MESSAGE Off PHASE DISTANCE Z1 MESSAGE See page 5-87. PHASE DISTANCE Z2 MESSAGE See page 5-87. PHASE DISTANCE Z3 MESSAGE See page 5-87. GROUND DISTANCE Z1 MESSAGE See page 5-96. GROUND DISTANCE Z2 MESSAGE See page 5-96. GROUND DISTANCE Z3 MESSAGE See page 5-96.

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇒ SETTING GROUP 1(6) ⇒ ♣ DISTANCE

Three common settings (**DISTANCE SOURCE**, **MEMORY DURATION**, and **FORCE SELF-POLAR**) and six menus for three zone of phase and ground distance protection are available. The **DISTANCE SOURCE** identifies the Signal Source for all distance functions. The Mho distance functions use a dynamic characteristic: the positive-sequence voltage – either memorized or actual – is used as a polarizing signal. The memory voltage is also used by the built-in directional supervising functions applied for both the Mho and Quad characteristics.

The **MEMORY DURATION** setting specifies the length of time a memorized positive-sequence voltage should be used in the distance calculations. After this interval expires, the relay checks the magnitude of the actual positive-sequence voltage. If it is higher than 10% of the nominal, the actual voltage is used, if lower – the memory voltage continues to be used.

The memory is established when the positive-sequence voltage stays above 80% of its nominal value for five power system cycles. For this reason it is important to ensure that the nominal secondary voltage of the VT is entered correctly under the **SETTINGS** \bigcirc **SYSTEM SETUP** \Rightarrow **AC INPUTS** \Rightarrow \bigcirc **VOLTAGE BANK** menu.

Set **MEMORY DURATION** long enough to ensure stability on close-in reverse three-phase faults. For this purpose, the maximum fault clearing time (breaker fail time) in the substation should be considered. On the other hand, the **MEMORY DURA-TION** cannot be too long as the power system may experience power swing conditions rotating the voltage and current phasors slowly while the memory voltage is static, as frozen at the beginning of the fault. Keeping the memory in effect for too long may eventually lead to incorrect operation of the distance functions.

The distance zones can be forced to become self-polarized through the **FORCE SELF-POLAR** setting. Any user-selected condition (FlexLogic[™] operand) can be configured to force self-polarization. When the selected operand is asserted (logic 1), the distance functions become self-polarized regardless of other memory voltage logic conditions. When the selected operand is de-asserted (logic 0), the distance functions follow other conditions of the memory voltage logic as shown below.

The distance zones can be forced to become memory-polarized through the **FORCE MEM-POLAR** setting. Any user-selected condition (FlexLogic[™] operand) can be configured to force memory polarization. When the selected operand is asserted (logic 1), the distance functions become memory-polarized regardless of the positive-sequence voltage magnitude. When the selected operand is de-asserted (logic 0), the distance functions follow other conditions of the memory voltage logic.

The FORCE SELF-POLAR and FORCE MEM-POLAR settings should never be asserted simultaneously. If this happens, the logic will give higher priority to forcing self-polarization as indicated in the logic below. This is consistent with the overall philosophy of distance memory polarization: the memory polarization cannot be applied permanently but for a limited time only; the self-polarization may be applied permanently and therefore should take higher priority.



The distance zones of the L90 is are identical to that of the UR-series D60 Line Distance Relay. For additional information on the L90 distance functions, please refer to Chapter 8 of the D60 manual, available on the EnerVista CD or free of charge on the GE Multilin web page.





Figure 5–38: MEMORY VOLTAGE LOGIC

5

b) PHASE DISTANCE (ANSI 21P)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ♣ DISTANCE ⇒ ♣ PHASE DISTANCE Z1(Z3)

<pre>PHASE DISTANCE Z1</pre>	PHS DIST Z1 FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	PHS DIST Z1 DIR: Forward	Range:	Forward, Reverse, Non-directional
MESSAGE	PHS DIST Z1 SHAPE: Mho	Range:	Mho, Quad
MESSAGE	PHS DIST Z1 XFMR VOL CONNECTION: None	Range:	None, Dy1, Dy3, Dy5, Dy7, Dy9, Dy11, Yd1, Yd3, Yd5, Yd7, Yd9, Yd11
MESSAGE	PHS DIST Z1 XFMR CUR CONNECTION: None	Range:	None, Dy1, Dy3, Dy5, Dy7, Dy9, Dy11, Yd1, Yd3, Yd5, Yd7, Yd9, Yd11
MESSAGE	PHS DIST Z1 REACH: 2.00 ohms	Range:	0.02 to 500.00 ohms in steps of 0.01
MESSAGE	PHS DIST Z1 RCA: 85°	Range:	30 to 90° in steps of 1
MESSAGE	PHS DIST Z1 REV REACH: 2.00 ohms	Range:	0.02 to 500.00 ohms in steps of 0.01
MESSAGE	PHS DIST Z1 REV REACH RCA: 85°	Range:	30 to 90° in steps of 1
MESSAGE	PHS DIST Z1 COMP LIMIT: 90°	Range:	30 to 90° in steps of 1
MESSAGE	PHS DIST Z1 DIR RCA: 85°	Range:	30 to 90° in steps of 1



The phase mho distance function uses a dynamic 100% memory-polarized mho characteristic with additional reactance, directional, and overcurrent supervising characteristics. The phase quadrilateral distance function is comprised of a reactance characteristic, right and left blinders, and 100% memory-polarized directional and current supervising characteristics. When set to "Non-directional", the mho function becomes an offset mho with the reverse reach controlled independently from the forward reach, and all the directional characteristics removed. When set to "Non-directional", the quadrilateral function applies a reactance line in the reverse direction instead of the directional comparators.

Three zones of phase distance protection are provided. Each zone is configured individually through its own setting menu. All of the settings can be independently modified for each of the zones except:

- 1. The SIGNAL SOURCE setting (common for the phase distance elements of all zones as entered under SETTINGS ⇔ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ⊕ DISTANCE).
- 2. The **MEMORY DURATION** setting (common for the phase distance elements of all zones as entered under **SETTINGS** ⇒ ⊕ GROUPED ELEMENTS ⇒ SETTING GROUP 1(6) ⇒ ⊕ DISTANCE).

The common distance settings described earlier must be properly chosen for correct operation of the phase distance elements. Although all three zones can be used as either instantaneous elements (pickup [PKP] and dropout [DPO] Flex-Logic[™] operands) or time-delayed elements (operate [OP] FlexLogic[™] operands), only Zone 1 is intended for the instantaneous under-reaching tripping mode. Additional details may be found in Chapter 8: Theory of Operation.



Ensure that the PHASE VT SECONDARY VOLTAGE setting (see the SETTINGS ⇔ ⊕ SYSTEM SETUP ⇔ AC INPUTS ⇔ ⊕ VOLTAGE BANK menu) is set correctly to prevent improper operation of associated memory action.

- PHS DIST Z1 DIR: All three zones are reversible. The forward direction is defined by the PHS DIST Z1 RCA setting, whereas the reverse direction is shifted 180° from that angle. The non-directional zone spans between the forward reach impedance defined by the PHS DIST Z1 REACH and PHS DIST Z1 RCA settings, and the reverse reach impedance defined by PHS DIST Z1 REV REACH and PHS DIST Z1 REV REACH as illustrated below.
- PHS DIST Z1 SHAPE: This setting selects the shape of the phase distance function between the mho and quadrilateral characteristics. The selection is available on a per-zone basis. The two characteristics and their possible variations are shown in the following figures.




Figure 5–39: DIRECTIONAL MHO DISTANCE CHARACTERISTIC




Figure 5–40: NON-DIRECTIONAL MHO DISTANCE CHARACTERISTIC





Figure 5-41: DIRECTIONAL QUADRILATERAL PHASE DISTANCE CHARACTERISTIC








Figure 5–43: MHO DISTANCE CHARACTERISTIC SAMPLE SHAPES




Figure 5-44: QUADRILATERAL DISTANCE CHARACTERISTIC SAMPLE SHAPES

 PHS DIST Z1 XFMR VOL CONNECTION: The phase distance elements can be applied to look through a three-phase delta-wye or wye-delta power transformer. In addition, VTs and CTs could be located independently from one another at different windings of the transformer. If the potential source is located at the correct side of the transformer, this setting shall be set to "None".

This setting specifies the location of the voltage source with respect to the involved power transformer in the direction of the zone. The following figure illustrates the usage of this setting. In section (a), Zone 1 is looking through a transformer from the delta into the wye winding. Therefore, the Z1 setting shall be set to "Dy11". In section (b), Zone 3 is looking through a transformer from the wye into the delta winding. Therefore, the Z3 setting shall be set to "Yd1". The zone is restricted by the potential point (location of the VTs) as illustrated in Figure (e).

 PHS DIST Z1 XFMR CUR CONNECTION: This setting specifies the location of the current source with respect to the involved power transformer in the direction of the zone. In section (a) of the following figure, Zone 1 is looking through a transformer from the delta into the wye winding. Therefore, the Z1 setting shall be set to "Dy11". In section (b), the CTs are located at the same side as the read point. Therefore, the Z3 setting shall be set to "None".

See Chapter 8: Theory of Operation for more details, and Chapter 9: Application of Settings for information on how to calculate distance reach settings in applications involving power transformers.




Figure 5-45: APPLICATIONS OF THE PH DIST XFMR VOL/CUR CONNECTION SETTINGS

- PHS DIST Z1 REACH: This setting defines the zone reach for the forward and reverse applications. In the non-directional applications, this setting defines the forward reach of the zone. The reverse reach impedance in non-directional applications is set independently. The reach impedance is entered in secondary ohms. The reach impedance angle is entered as the PHS DIST Z1 RCA setting.
- PHS DIST Z1 RCA: This setting specifies the characteristic angle (similar to the 'maximum torque angle' in previous technologies) of the phase distance characteristic for the forward and reverse applications. In the non-directional applications, this setting defines the angle of the forward reach impedance. The reverse reach impedance in the non-directional applications is set independently. The setting is an angle of reach impedance as shown in Mho and Quadrilateral Distance Characteristic figures. This setting is independent from PHS DIST Z1 DIR RCA, the characteristic angle of an extra directional supervising function.
- PHS DIST Z1 REV REACH: This setting defines the reverse reach of the zone set to non-directional (PHS DIST Z1 DIR setting). The value must be entered in secondary ohms. This setting does not apply when the zone direction is set to "Forward" or "Reverse".
- PHS DIST Z1 REV REACH RCA: This setting defines the angle of the reverse reach impedance if the zone is set to non-directional (PHS DIST Z1 DIR setting). This setting does not apply when the zone direction is set to "Forward" or "Reverse".
- PHS DIST Z1 COMP LIMIT: This setting shapes the operating characteristic. In particular, it produces the lens-type characteristic of the mho function and a tent-shaped characteristic of the reactance boundary of the quadrilateral function. If the mho shape is selected, the same limit angle applies to both the mho and supervising reactance comparators. In conjunction with the mho shape selection, the setting improves loadability of the protected line. In conjunction with the quadrilateral characteristic, this setting improves security for faults close to the reach point by adjusting the reactance boundary into a tent-shape.
- PHS DIST Z1 DIR RCA: This setting selects the characteristic angle (or 'maximum torque angle') of the directional supervising function. If the mho shape is applied, the directional function is an extra supervising function as the dynamic mho characteristic is itself directional. In conjunction with the quadrilateral shape, this setting defines the only

directional function built into the phase distance element. The directional function uses the memory voltage for polarization. This setting typically equals the distance characteristic angle **PHS DIST Z1 RCA**.

- PHS DIST Z1 DIR COMP LIMIT: Selects the comparator limit angle for the directional supervising function.
- PHS DIST Z1 QUAD RGT BLD: This setting defines the right blinder position of the quadrilateral characteristic along the resistive axis of the impedance plane (see the Quadrilateral Distance Characteristic figures). The angular position of the blinder is adjustable with the use of the PHS DIST Z1 QUAD RGT BLD RCA setting. This setting applies only to the quadrilateral characteristic and should be set giving consideration to the maximum load current and required resistive coverage.
- PHS DIST Z1 QUAD RGT BLD RCA: This setting defines the angular position of the right blinder of the quadrilateral characteristic (see the Quadrilateral Distance Characteristic figures).
- PHS DIST Z1 QUAD LFT BLD: This setting defines the left blinder position of the quadrilateral characteristic along the resistive axis of the impedance plane (see the Quadrilateral Distance Characteristic figure). The angular position of the blinder is adjustable with the use of the PHS DIST Z1 QUAD LFT BLD RCA setting. This setting applies only to the quadrilateral characteristic and should be set with consideration to the maximum load current.
- **PHS DIST Z1 QUAD LFT BLD RCA:** This setting defines the angular position of the left blinder of the quadrilateral characteristic (see the Quadrilateral Distance Characteristic figures).
- PHS DIST Z1 SUPV: The phase distance elements are supervised by the magnitude of the line-to-line current (fault loop current used for the distance calculations). For convenience, √3 is accommodated by the pickup (i.e., before being used, the entered value of the threshold setting is multiplied by √3).

If the minimum fault current level is sufficient, the current supervision pickup should be set above maximum full load current preventing maloperation under VT fuse fail conditions. This requirement may be difficult to meet for remote faults at the end of Zones 2 through 3. If this is the case, the current supervision pickup would be set below the full load current, but this may result in maloperation during fuse fail conditions.

- PHS DIST Z1 VOLT LEVEL: This setting is relevant for applications on series-compensated lines, or in general, if
 series capacitors are located between the relaying point and a point where the zone shall not overreach. For plain
 (non-compensated) lines, set to zero. Otherwise, the setting is entered in per unit of the phase VT bank configured
 under the DISTANCE SOURCE. Effectively, this setting facilitates dynamic current-based reach reduction. In non-directional applications (PHS DIST Z1 DIR set to "Non-directional"), this setting applies only to the forward reach of the nondirectional zone. See Chapters 8 and 9 for information on calculating this setting for series compensated lines.
- PHS DIST Z1 DELAY: This setting allows the user to delay operation of the distance elements and implement stepped distance protection. The distance element timers for Zones 2 through 3 apply a short dropout delay to cope with faults located close to the zone boundary when small oscillations in the voltages and/or currents could inadvertently reset the timer. Zone 1 does not need any drop out delay since it is sealed-in by the presence of current.
- **PHS DIST Z1 BLK:** This setting enables the user to select a FlexLogic[™] operand to block a given distance element. VT fuse fail detection is one of the applications for this setting.

5.5 GROUPED ELEMENTS




Figure 5–46: PHASE DISTANCE ZONE 1 OP SCHEME





Figure 5–47: PHASE DISTANCE ZONE 2 TO ZONE 3 OP SCHEME

5

Figure 5–48: PHASE DISTANCE ZONE 1 TO ZONE 3 SCHEME LOGIC




SETTINGS

c) GROUND DISTANCE (ANSI 21G)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ♣ DISTANCE ⇔ ♣ GROUND DISTANCE Z1(Z3)

■ GROUND DISTANCE Z1	GND DIST Z1 FUNCTION: Disabled	-	Disabled, Enabled
MESSAGE	GND DIST Z1 DIR: Forward	Range:	Forward, Reverse, Non-directional
MESSAGE	GND DIST Z1 SHAPE: Mho	Range:	Mho, Quad
MESSAGE	GND DIST Z1 Z0/Z1 MAG: 2.70	Range:	0.00 to 10.00 in steps of 0.01
MESSAGE	GND DIST Z1 Z0/Z1 ANG: 0°	Range:	–90 to 90° in steps of 1
MESSAGE	GND DIST Z1 ZOM/Z1 MAG: 0.00	Range:	0.00 to 7.00 in steps of 0.01
MESSAGE	GND DIST Z1 ZOM/Z1 ANG: 0°	Range:	–90 to 90° in steps of 1
MESSAGE	GND DIST Z1 REACH: 2.00 Ω	Range:	0.02 to 500.00 \varOmega in steps of 0.01
MESSAGE	GND DIST Z1 RCA: 85°	Range:	30 to 90° in steps of 1
MESSAGE	GND DIST Z1 REV REACH: 2.00 Ω	Range:	0.02 to 500.00 \varOmega in steps of 0.01
MESSAGE	GND DIST Z1 REV REACH RCA: 85°	Range:	30 to 90° in steps of 1
MESSAGE	GND DIST Z1 POL CURRENT: Zero-seq	Range:	Zero-seq, Neg-seq
MESSAGE	GND DIST Z1 NON- HOMOGEN ANG: 0.0°	Range:	-40.0 to 40.0° in steps of 0.1
MESSAGE	GND DIST Z1 COMP LIMIT: 90°	Range:	30 to 90° in steps of 1
MESSAGE	GND DIST Z1 DIR RCA: 85°	Range:	30 to 90° in steps of 1
MESSAGE	GND DIST Z1 DIR COMP LIMIT: 90°	Range:	30 to 90° in steps of 1
MESSAGE	GND DIST Z1 QUAD RGT BLD: 10.00 Ω	Range:	0.02 to 500.00 $arOmega$ in steps of 0.01
MESSAGE	GND DIST Z1 QUAD RGT BLD RCA: 85°	Range:	60 to 90° in steps of 1
MESSAGE	GND DIST Z1 QUAD LFT BLD: 10.00 Ω	Range:	0.02 to 500.00 \varOmega in steps of 0.01
MESSAGE	GND DIST Z1 QUAD LFT BLD RCA: 85°	Ĵ	60 to 90° in steps of 1
MESSAGE	GND DIST Z1 SUPV: 0.200 pu	Range:	0.050 to 30.000 pu in steps of 0.001



The ground mho distance function uses a dynamic 100% memory-polarized mho characteristic with additional reactance, directional, current, and phase selection supervising characteristics. The ground quadrilateral distance function is composed of a reactance characteristic, right and left blinders, and 100% memory-polarized directional, overcurrent, and phase selection supervising characteristics.

When set to non-directional, the mho function becomes an offset mho with the reverse reach controlled independently from the forward reach, and all the directional characteristics removed. When set to non-directional, the quadrilateral function applies a reactance line in the reverse direction instead of the directional comparators.

The reactance supervision for the mho function uses the zero-sequence current for polarization. The reactance line of the quadrilateral function uses either zero-sequence or negative-sequence current as a polarizing quantity. The selection is controlled by a user setting and depends on the degree of non-homogeneity of the zero-sequence and negative-sequence equivalent networks.

The directional supervision uses memory voltage as polarizing quantity and both zero- and negative-sequence currents as operating quantities.

The phase selection supervision restrains the ground elements during double-line-to-ground faults as they – by principles of distance relaying – may be inaccurate in such conditions. Ground distance Zones 1 through 3 apply additional zero-sequence directional supervision. See Chapter 8 for additional details.

Three zones of ground distance protection are provided. Each zone is configured individually through its own setting menu. All of the settings can be independently modified for each of the zones except:

- 1. The SIGNAL SOURCE setting (common for both phase and ground elements for all three zones as entered under the SETTINGS ⇔ ⊕ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ⊕ DISTANCE menu).
- 2. The **MEMORY DURATION** setting (common for both phase and ground elements for all three zones as entered under the SETTINGS ⇔ ⊕ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ⊕ DISTANCE menu).

The common distance settings noted at the start of the Distance section must be properly chosen for correct operation of the ground distance elements.

Although all three zones can be used as either instantaneous elements (pickup [PKP] and dropout [DPO] FlexLogic[™] signals) or time-delayed elements (operate [OP] FlexLogic[™] signals), only Zone 1 is intended for the instantaneous underreaching tripping mode.



Ensure that the PHASE VT SECONDARY VOLTAGE (see the SETTINGS $\Rightarrow \emptyset$ SYSTEM SETUP \Rightarrow AC INPUTS $\Rightarrow \emptyset$ VOLTAGE BANK menu) is set correctly to prevent improper operation of associated memory action.

- **GND DIST Z1 DIR:** All three zones are reversible. The forward direction is defined by the **GND DIST Z1 RCA** setting and the reverse direction is shifted by 180° from that angle. The non-directional zone spans between the forward reach impedance defined by the **GND DIST Z1 REACH** and **GND DIST Z1 RCA** settings, and the reverse reach impedance defined by the **GND DIST Z1 REV REACH** and **GND DIST Z1 REV REACH** RCA settings.
- **GND DIST Z1 SHAPE:** This setting selects the shape of the ground distance characteristic between the mho and quadrilateral characteristics. The selection is available on a per-zone basis.

The directional and non-directional quadrilateral ground distance characteristics are shown below. The directional and non-directional mho ground distance characteristics are the same as those shown for the phase distance element in the previous sub-section.




Figure 5–49: DIRECTIONAL QUADRILATERAL GROUND DISTANCE CHARACTERISTIC




Figure 5–50: NON-DIRECTIONAL QUADRILATERAL GROUND DISTANCE CHARACTERISTIC

- GND DIST Z1 Z0/Z1 MAG: This setting specifies the ratio between the zero-sequence and positive-sequence impedance required for zero-sequence compensation of the ground distance elements. This setting is available on a perzone basis, enabling precise settings for tapped, non-homogeneous, and series compensated lines.
- GND DIST Z1 Z0/Z1 ANG: This setting specifies the angle difference between the zero-sequence and positivesequence impedance required for zero-sequence compensation of the ground distance elements. The entered value is the zero-sequence impedance angle minus the positive-sequence impedance angle. This setting is available on a perzone basis, enabling precise values for tapped, non-homologous, and series-compensated lines.
- GND DIST Z1 ZOM/Z1 MAG: The ground distance elements can be programmed to apply compensation for the zero-sequence mutual coupling between parallel lines. If this compensation is required, the ground current from the parallel line (3I_0) measured in the direction of the zone being compensated must be connected to the ground input CT of the CT bank configured under the DISTANCE SOURCE. This setting specifies the ratio between the magnitudes of the mutual zero-sequence impedance between the lines and the positive-sequence impedance of the protected line. It is imperative to set this setting to zero if the compensation is not to be performed.

5 SETTINGS

- GND DIST Z1 ZOM/Z1 ANG: This setting specifies the angle difference between the mutual zero-sequence imped-• ance between the lines and the positive-sequence impedance of the protected line.
- GND DIST Z1 REACH: This setting defines the reach of the zone for the forward and reverse applications. In nondirectional applications, this setting defines the forward reach of the zone. The reverse reach impedance in non-directional applications is set independently. The angle of the reach impedance is entered as the GND DIST Z1 RCA setting. The reach impedance is entered in secondary ohms.
- GND DIST Z1 RCA: This setting specifies the characteristic angle (similar to the 'maximum torque angle' in previous technologies) of the ground distance characteristic for the forward and reverse applications. In the non-directional applications this setting defines the forward reach of the zone. The reverse reach impedance in the non-directional applications is set independently. This setting is independent from the GND DIST Z1 DIR RCA setting (the characteristic angle of an extra directional supervising function).



The relay internally performs zero-sequence compensation for the protected circuit based on the values entered for GND DIST Z1 Z0/Z1 MAG and GND DIST Z1 Z0/Z1 ANG, and if configured to do so, zero-sequence com-NOTE pensation for mutual coupling based on the values entered for GND DIST Z1 Z0M/Z1 MAG and GND DIST Z1 Z0M/Z1 ANG (see Chapter 8 for details). The GND DIST Z1 REACH and GND DIST Z1 RCA should, therefore, be entered in terms of positive sequence quantities.

- GND DIST Z1 REV REACH: This setting defines the reverse reach of the zone set to non-directional (GND DIST Z1 DIR setting). The value must be entered in secondary ohms. This setting does not apply when the zone direction is set to "Forward" or "Reverse".
- GND DIST Z1 REV REACH RCA: This setting defines the angle of the reverse reach impedance if the zone is set to non-directional (GND DIST Z1 DIR setting). This setting does not apply when the zone direction is set to "Forward" or "Reverse".
- GND DIST Z1 POL CURRENT: This setting applies only if the GND DIST Z1 SHAPE is set to "Quad" and controls the polarizing current used by the reactance comparator of the quadrilateral characteristic. Either the zero-sequence or negative-sequence current could be used. Refer to Chapters 8 and 9 for additional information. In general, a variety of system conditions must be examined to select an optimum polarizing current. This setting becomes less relevant when the resistive coverage and zone reach are set conservatively. Also, this setting is more relevant in lower voltage applications such as on distribution lines or cables, as compared with high-voltage transmission lines. This setting applies to both the **Z1** and reverse reactance lines if the zone is set to non-directional.
- GND DIST Z1 NON-HOMOGEN ANG: This setting applies only if the GND DIST Z1 SHAPE is set to "Quad" and provides . a method to correct the angle of the polarizing current of the reactance comparator for non-homogeneity of the zerosequence or negative-sequence networks. Refer to Chapters 8 and 9 for additional information. In general, a variety of system conditions must be examined to select this setting. In many applications this angle is used to reduce the reach at high resistances in order to avoid overreaching under far-out reach settings and/or when the sequence networks are greatly non-homogeneous. This setting applies to both the forward and reverse reactance lines if the zone is set to non-directional.
- GND DIST Z1 COMP LIMIT: This setting shapes the operating characteristic. In particular, it enables a lens-shaped . characteristic of the mho function and a tent-shaped characteristic of the quadrilateral function reactance boundary. If the mho shape is selected, the same limit angle applies to mho and supervising reactance comparators. In conjunction with the mho shape selection, this setting improves loadability of the protected line. In conjunction with the guadrilateral characteristic, this setting improves security for faults close to the reach point by adjusting the reactance boundary into a tent-shape.
- GND DIST Z1 DIR RCA: Selects the characteristic angle (or 'maximum torque angle') of the directional supervising function. If the mho shape is applied, the directional function is an extra supervising function, as the dynamic mho characteristic itself is a directional one. In conjunction with the quadrilateral shape selection, this setting defines the only directional function built into the ground distance element. The directional function uses memory voltage for polarization.
- GND DIST Z1 DIR COMP LIMIT: This setting selects the comparator limit angle for the directional supervising function.
- GND DIST Z1 QUAD RGT BLD: This setting defines the right blinder position of the guadrilateral characteristic along the resistive axis of the impedance plane (see the Quadrilateral Distance Characteristic figure). The angular position of the blinder is adjustable with the use of the GND DIST Z1 QUAD RGT BLD RCA setting. This setting applies only to the quadrilateral characteristic and should be set with consideration to the maximum load current and required resistive coverage.

- **GND DIST Z1 QUAD RGT BLD RCA**: This setting defines the angular position of the right blinder of the quadrilateral characteristic (see the Quadrilateral Distance Characteristic figure).
- **GND DIST Z1 QUAD LFT BLD**: This setting defines the left blinder position of the quadrilateral characteristic along the resistive axis of the impedance plane (see the Quadrilateral Distance Characteristic figure). The angular position of the blinder is adjustable with the use of the **GND DIST Z1 QUAD LFT BLD RCA** setting. This setting applies only to the quadrilateral characteristic and should be set with consideration to the maximum load current.
- **GND DIST Z1 QUAD LFT BLD RCA**: This setting defines the angular position of the left blinder of the quadrilateral characteristic (see the Quadrilateral Distance Characteristic figure).
- **GND DIST Z1 SUPV**: The ground distance elements are supervised by the magnitude of the neutral (3I_0) current. The current supervision pickup should be set above the maximum unbalance current under maximum load conditions preventing maloperation due to VT fuse failure.
- **GND DIST Z1 VOLT LEVEL:** This setting is relevant for applications on series-compensated lines, or in general, if series capacitors are located between the relaying point and a point for which the zone shall not overreach. For plain (non-compensated) lines, this setting shall be set to zero. Otherwise, the setting is entered in per unit of the VT bank configured under the **DISTANCE SOURCE**. Effectively, this setting facilitates dynamic current-based reach reduction. In non-directional applications (**GND DIST 21 DIR** set to "Non-directional"), this setting applies only to the forward reach of the non-directional zone. See Chapter 8 and 9 for additional details and information on calculating this setting value for applications on series compensated lines.
- GND DIST Z1 DELAY: This setting enables the user to delay operation of the distance elements and implement a
 stepped distance backup protection. The distance element timer applies a short drop out delay to cope with faults
 located close to the boundary of the zone when small oscillations in the voltages and/or currents could inadvertently
 reset the timer.
- **GND DIST Z1 BLK:** This setting enables the user to select a FlexLogic[™] operand to block the given distance element. VT fuse fail detection is one of the applications for this setting.




Figure 5–51: GROUND DISTANCE Z1 SCHEME LOGIC





Figure 5–52: GROUND DISTANCE ZONE 2 TO ZONE 3 SCHEME LOGIC








Figure 5–54: GROUND DISTANCE ZONE 2 TO ZONE 3 OP SCHEME

GROUND DIRECTIONAL SUPERVISION:

A dual (zero- and negative-sequence) memory-polarized directional supervision applied to the ground distance protection elements has been shown to give good directional integrity. However, a reverse double-line-to-ground fault can lead to a maloperation of the ground element in a sound phase if the zone reach setting is increased to cover high resistance faults.

Ground distance Zones 2 through 3 use an additional ground directional supervision to enhance directional integrity. The element's directional characteristic angle is used as a 'maximum torque angle' together with a 90° limit angle.

The supervision is biased toward operation in order to avoid compromising the sensitivity of ground distance elements at low signal levels. Otherwise, the reverse fault condition that generates concern will have high polarizing levels so that a correct reverse fault decision can be reliably made.





Figure 5–55: GROUND DIRECTIONAL SUPERVISION SCHEME LOGIC

5.5.6 POWER SWING DETECT

POWER SWINGDETECT	POWER SWING FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	POWER SWING SOURCE: SRC 1	Range:	SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	POWER SWING SHAPE: Mho Shape	Range:	Mho Shape, Quad Shape
MESSAGE	POWER SWING MODE: Two Step	Range:	Two Step, Three Step
MESSAGE	POWER SWING SUPV: 0.600 pu	Range:	0.050 to 30.000 pu in steps of 0.001
MESSAGE	POWER SWING FWD REACH: 50.00 Ω	Range:	0.10 to 500.00 \varOmega in steps of 0.01
MESSAGE	POWER SWING QUAD FWD REACH MID: 60.00 Ω	Range:	0.10 to 500.00 \varOmega in steps of 0.01
MESSAGE	POWER SWING QUAD FWD REACH OUT: 70.00 Ω	Range:	0.10 to 500.00 \varOmega in steps of 0.01
MESSAGE	POWER SWING FWD RCA: 75°	Range:	40 to 90° in steps of 1
MESSAGE	POWER SWING REV REACH: 50.00 Ω	Range:	0.10 to 500.00 $arOmega$ in steps of 0.01
MESSAGE	POWER SWING QUAD REV REACH MID: 60.00 Ω	Range:	0.10 to 500.00 $arOmega$ in steps of 0.01
MESSAGE	POWER SWING QUAD REV REACH OUT: 70.00 Ω	Range:	0.10 to 500.00 $arOmega$ in steps of 0.01
MESSAGE	POWER SWING REV RCA: 75°	Range:	40 to 90° in steps of 1
MESSAGE	POWER SWING OUTER LIMIT ANGLE: 120°	Range:	40 to 140° in steps of 1
MESSAGE	POWER SWING MIDDLE LIMIT ANGLE: 90°	Range:	40 to 140° in steps of 1
MESSAGE	POWER SWING INNER LIMIT ANGLE: 60°	Range:	40 to 140° in steps of 1
MESSAGE	POWER SWING OUTER RGT BLD: 100.00 Ω	Range:	0.10 to 500.00 $arOmega$ in steps of 0.01
MESSAGE	POWER SWING OUTER LFT BLD: 100.00 Ω	Range:	0.10 to 500.00 $arOmega$ in steps of 0.01
MESSAGE	POWER SWING MIDDLE RGT BLD: 100.00 Ω	Range:	0.10 to 500.00 $arOmega$ in steps of 0.01
MESSAGE	POWER SWING MIDDLE LFT BLD: 100.00 Ω	Range:	0.10 to 500.00 $arOmega$ in steps of 0.01
MESSAGE	POWER SWING INNER RGT BLD: 100.00 Ω	Range:	0.10 to 500.00 $arOmega$ in steps of 0.01

PATH: SETTINGS $\Leftrightarrow \mathbb{Q}$ grouped elements \Rightarrow setting group 1(6) $\Rightarrow \mathbb{Q}$ power swing detect



The Power Swing Detect element provides both power swing blocking and out-of-step tripping functions. The element measures the positive-sequence apparent impedance and traces its locus with respect to either two or three user-selectable operating characteristic boundaries. Upon detecting appropriate timing relations, the blocking and/or tripping indication is given through FlexLogic[™] operands. The element incorporates an adaptive disturbance detector. This function does not trigger on power swings, but is capable of detecting faster disturbances – faults in particular – that may occur during power swings. Operation of this dedicated disturbance detector is signaled via the POWER SWING 50DD operand.

The Power Swing Detect element asserts two outputs intended for blocking selected protection elements on power swings: POWER SWING BLOCK is a traditional signal that is safely asserted for the entire duration of the power swing, and POWER SWING UN/BLOCK is established in the same way, but resets when an extra disturbance is detected during the power swing. The POWER SWING UN/BLOCK operand may be used for blocking selected protection elements if the intent is to respond to faults during power swing conditions.

Different protection elements respond differently to power swings. If tripping is required for faults during power swing conditions, some elements may be blocked permanently (using the POWER SWING BLOCK operand), and others may be blocked and dynamically unblocked upon fault detection (using the POWER SWING UN/BLOCK operand).

The operating characteristic and logic figures should be viewed along with the following discussion to develop an understanding of the operation of the element.

The Power Swing Detect element operates in three-step or two-step mode:

- Three-step operation: The power swing blocking sequence essentially times the passage of the locus of the positive-sequence impedance between the outer and the middle characteristic boundaries. If the locus enters the outer characteristic (indicated by the POWER SWING OUTER FlexLogic[™] operand) but stays outside the middle characteristic (indicated by the POWER SWING MIDDLE FlexLogic[™] operand) for an interval longer than POWER SWING PICKUP DELAY 1, the power swing blocking signal (POWER SWING BLOCK FlexLogic[™] operand) is established and sealed-in. The blocking signal resets when the locus leaves the outer characteristic, but not sooner than the POWER SWING RESET DELAY 1 time.
- **Two-step operation:** If the 2-step mode is selected, the sequence is identical, but it is the outer and inner characteristics that are used to time the power swing locus.

The Out-of-Step Tripping feature operates as follows for three-step and two-step Power Swing Detection modes:

5.5 GROUPED ELEMENTS

• Three-step operation: The out-of-step trip sequence identifies unstable power swings by determining if the impedance locus spends a finite time between the outer and middle characteristics and then a finite time between the middle and inner characteristics. The first step is similar to the power swing blocking sequence. After timer **POWER SWING PICKUP DELAY 1** times out, Latch 1 is set as long as the impedance stays within the outer characteristic.

If afterwards, at any time (given the impedance stays within the outer characteristic), the locus enters the middle characteristic but stays outside the inner characteristic for a period of time defined as **POWER SWING PICKUP DELAY 2**, Latch 2 is set as long as the impedance stays inside the outer characteristic. If afterwards, at any time (given the impedance stays within the outer characteristic), the locus enters the inner characteristic and stays there for a period of time defined as **POWER SWING PICKUP DELAY 3**, Latch 2 is set as long as the impedance stays inside the outer characteristic; the element is now ready to trip.

If the "Early" trip mode is selected, the POWER SWING TRIP operand is set immediately and sealed-in for the interval set by the **POWER SWING SEAL-IN DELAY**. If the "Delayed" trip mode is selected, the element waits until the impedance locus leaves the inner characteristic, then times out the **POWER SWING PICKUP DELAY 2** and sets Latch 4; the element is now ready to trip. The trip operand is set later, when the impedance locus leaves the outer characteristic.

• **Two-step operation:** The 2-step mode of operation is similar to the 3-step mode with two exceptions. First, the initial stage monitors the time spent by the impedance locus between the outer and inner characteristics. Second, the stage involving the **POWER SWING PICKUP DELAY 2** timer is bypassed. It is up to the user to integrate the blocking (POWER SWING BLOCK) and tripping (POWER SWING TRIP) FlexLogic[™] operands with other protection functions and output contacts in order to make this element fully operational.

The element can be set to use either lens (mho) or rectangular (quad) characteristics as illustrated below. When set to "Mho", the element applies the right and left blinders as well. If the blinders are not required, their settings should be set high enough to effectively disable the blinders.




Figure 5–56: POWER SWING DETECT MHO OPERATING CHARACTERISTICS




Figure 5–57: EFFECTS OF BLINDERS ON THE MHO CHARACTERISTICS




Figure 5–58: POWER SWING DETECT QUAD OPERATING CHARACTERISTICS

The FlexLogic[™] output operands for the Power Swing Detect element are described below:

- The POWER SWING OUTER, POWER SWING MIDDLE, POWER SWING INNER, POWER SWING TMR2 PKP, POWER SWING TMR3 PKP, and POWER SWING TMR4 PKP FlexLogic[™] operands are auxiliary operands that could be used to facilitate testing and special applications.
- The POWER SWING BLOCK FlexLogic[™] operand shall be used to block selected protection elements such as distance functions.

5

5.5 GROUPED ELEMENTS

- The POWER SWING UN/BLOCK FlexLogic[™] operand shall be used to block those protection elements that are intended to be blocked under power swings, but subsequently unblocked should a fault occur after the power swing blocking condition has been established.
- The POWER SWING 50DD FlexLogic[™] operand indicates that an adaptive disturbance detector integrated with the element has picked up. This operand will trigger on faults occurring during power swing conditions. This includes both three-phase and single-pole-open conditions.
- The POWER SWING INCOMING FlexLogic[™] operand indicates an unstable power swing with an incoming locus (the locus enters the inner characteristic).
- The POWER SWING OUTGOING FlexLogic[™] operand indicates an unstable power swing with an outgoing locus (the locus leaving the outer characteristic). This operand can be used to count unstable swings and take certain action only after pre-defined number of unstable power swings.
- The POWER SWING TRIP FlexLogic[™] operand is a trip command.

The settings for the Power Swing Detect element are described below:

- **POWER SWING FUNCTION:** This setting enables/disables the entire Power Swing Detection element. The setting applies to both power swing blocking and out-of-step tripping functions.
- POWER SWING SOURCE: The source setting identifies the Signal Source for both blocking and tripping functions.
- **POWER SWING SHAPE**: This setting selects the shapes (either "Mho" or "Quad") of the outer, middle and, inner characteristics of the power swing detect element. The operating principle is not affected. The "Mho" characteristics use the left and right blinders.
- **POWER SWING MODE:** This setting selects between the 2-step and 3-step operating modes and applies to both power swing blocking and out-of-step tripping functions. The 3-step mode applies if there is enough space between the maximum load impedances and distance characteristics of the relay that all three (outer, middle, and inner) characteristics can be placed between the load and the distance characteristics. Whether the spans between the outer and middle as well as the middle and inner characteristics are sufficient should be determined by analysis of the fastest power swings expected in correlation with settings of the power swing timers.

The 2-step mode uses only the outer and inner characteristics for both blocking and tripping functions. This leaves more space in heavily loaded systems to place two power swing characteristics between the distance characteristics and the maximum load, but allows for only one determination of the impedance trajectory.

- **POWER SWING SUPV:** A common overcurrent pickup level supervises all three power swing characteristics. The supervision responds to the positive sequence current.
- **POWER SWING FWD REACH:** This setting specifies the forward reach of all three mho characteristics and the inner quad characteristic. For a simple system consisting of a line and two equivalent sources, this reach should be higher than the sum of the line and remote source positive-sequence impedances. Detailed transient stability studies may be needed for complex systems in order to determine this setting. The angle of this reach impedance is specified by the **POWER SWING FWD RCA** setting.
- POWER SWING QUAD FWD REACH MID: This setting specifies the forward reach of the middle quad characteristic. The angle of this reach impedance is specified by the POWER SWING FWD RCA setting. The setting is not used if the shape setting is "Mho".
- **POWER SWING QUAD FWD REACH OUT**: This setting specifies the forward reach of the outer quad characteristic. The angle of this reach impedance is specified by the **POWER SWING FWD RCA** setting. The setting is not used if the shape setting is "Mho".
- **POWER SWING FWD RCA:** This setting specifies the angle of the forward reach impedance for the mho characteristics, angles of all the blinders, and both forward and reverse reach impedances of the quad characteristics.
- POWER SWING REV REACH: This setting specifies the reverse reach of all three mho characteristics and the inner quad characteristic. For a simple system of a line and two equivalent sources, this reach should be higher than the positive-sequence impedance of the local source. Detailed transient stability studies may be needed for complex systems to determine this setting. The angle of this reach impedance is specified by the POWER SWING REV RCA setting for "Mho", and the POWER SWING FWD RCA setting for "Quad".
- **POWER SWING QUAD REV REACH MID**: This setting specifies the reverse reach of the middle quad characteristic. The angle of this reach impedance is specified by the **POWER SWING FWD RCA** setting. The setting is not used if the shape setting is "Mho".


- POWER SWING QUAD REV REACH OUT: This setting specifies the reverse reach of the outer quad characteristic. The angle of this reach impedance is specified by the POWER SWING FWD RCA setting. The setting is not used if the shape setting is "Mho".
- POWER SWING REV RCA: This setting specifies the angle of the reverse reach impedance for the mho characteristics. This setting applies to mho shapes only.
- **POWER SWING OUTER LIMIT ANGLE:** This setting defines the outer power swing characteristic. The convention depicted in the Power Swing Detect Characteristic diagram should be observed: values greater than 90° result in an 'apple' shaped characteristic; values less than 90° result in a lens shaped characteristic. This angle must be selected in consideration of the maximum expected load. If the maximum load angle is known, the outer limit angle should be coordinated with a 20° security margin. Detailed studies may be needed for complex systems to determine this setting. This setting applies to mho shapes only.
- POWER SWING MIDDLE LIMIT ANGLE: This setting defines the middle power swing detect characteristic. It is relevant only for the 3-step mode. A typical value would be close to the average of the outer and inner limit angles. This setting applies to mho shapes only.
- **POWER SWING INNER LIMIT ANGLE:** This setting defines the inner power swing detect characteristic. The inner characteristic is used by the out-of-step tripping function: beyond the inner characteristic out-of-step trip action is definite (the actual trip may be delayed as per the **TRIP MODE** setting). Therefore, this angle must be selected in consideration to the power swing angle beyond which the system becomes unstable and cannot recover.


The inner characteristic is also used by the power swing blocking function in the 2-step mode. In this case, set this angle large enough so that the characteristics of the distance elements are safely enclosed by the inner characteristic. This setting applies to mho shapes only.

- POWER SWING OUTER, MIDDLE, and INNER RGT BLD: These settings specify the resistive reach of the right blinder. The blinder applies to both "Mho" and "Quad" characteristics. Set these value high if no blinder is required for the "Mho" characteristic.
- POWER SWING OUTER, MIDDLE, and INNER LFT BLD: These settings specify the resistive reach of the left blinder. Enter a positive value; the relay automatically uses a negative value. The blinder applies to both "Mho" and "Quad" characteristics. Set this value high if no blinder is required for the "Mho" characteristic.
- **POWER SWING PICKUP DELAY 1:** All the coordinating timers are related to each other and should be set to detect the fastest expected power swing and produce out-of-step tripping in a secure manner. The timers should be set in consideration to the power swing detect characteristics, mode of power swing detect operation and mode of out-of-step tripping. This timer defines the interval that the impedance locus must spend between the outer and inner characteristics (2-step operating mode), or between the outer and middle characteristics (3-step operating mode) before the power swing blocking signal is established. This time delay must be set shorter than the time required for the impedance locus to travel between the two selected characteristics during the fastest expected power swing. This setting is relevant for both power swing blocking and out-of-step tripping.
- **POWER SWING RESET DELAY 1:** This setting defines the dropout delay for the power swing blocking signal. Detection of a condition requiring a Block output sets Latch 1 after **PICKUP DELAY 1** time. When the impedance locus leaves the outer characteristic, timer **POWER SWING RESET DELAY 1** is started. When the timer times-out the latch is reset. This setting should be selected to give extra security for the power swing blocking action.
- **POWER SWING PICKUP DELAY 2:** Controls the out-of-step tripping function in the 3-step mode only. This timer defines the interval the impedance locus must spend between the middle and inner characteristics before the second step of the out-of-step tripping sequence is completed. This time delay must be set shorter than the time required for the impedance locus to travel between the two characteristics during the fastest expected power swing.
- **POWER SWING PICKUP DELAY 3:** Controls the out-of-step tripping function only. It defines the interval the impedance locus must spend within the inner characteristic before the last step of the out-of-step tripping sequence is completed and the element is armed to trip. The actual moment of tripping is controlled by the **TRIP MODE** setting. This time delay is provided for extra security before the out-of-step trip action is executed.
- **POWER SWING PICKUP DELAY 4:** Controls the out-of-step tripping function in "Delayed" trip mode only. This timer defines the interval the impedance locus must spend outside the inner characteristic but within the outer characteristic before the element is armed for the delayed trip. The delayed trip occurs when the impedance leaves the outer characteristic. This time delay is provided for extra security and should be set considering the fastest expected power swing.

5.5 GROUPED ELEMENTS

- **POWER SWING SEAL-IN DELAY:** The out-of-step trip FlexLogic[™] operand (POWER SWING TRIP) is sealed-in for the specified period of time. The sealing-in is crucial in the delayed trip mode, as the original trip signal is a very short pulse occurring when the impedance locus leaves the outer characteristic after the out-of-step sequence is completed.
- **POWER SWING TRIP MODE:** Selection of the "Early" trip mode results in an instantaneous trip after the last step in the out-of-step tripping sequence is completed. The Early trip mode will stress the circuit breakers as the currents at that moment are high (the electromotive forces of the two equivalent systems are approximately 180° apart). Selection of the "Delayed" trip mode results in a trip at the moment when the impedance locus leaves the outer characteristic. Delayed trip mode will relax the operating conditions for the breakers as the currents at that moment are low. The selection should be made considering the capability of the breakers in the system.
- **POWER SWING BLK:** This setting specifies the FlexLogic[™] operand used for blocking the out-of-step function only. The power swing blocking function is operational all the time as long as the element is enabled. The blocking signal resets the output POWER SWING TRIP operand but does not stop the out-of-step tripping sequence.







5-110

5 SETTINGS






Figure 5–61: POWER SWING DETECT SCHEME LOGIC (3 of 3)

5.5.7 LOAD ENCROACHMENT



PATH: SETTINGS ⇔♣ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔♣ LOAD ENCROACHMENT

The Load Encroachment element responds to the positive-sequence voltage and current and applies a characteristic shown in the figure below.



The element operates if the positive-sequence voltage is above a settable level and asserts its output signal that can be used to block selected protection elements such as distance or phase overcurrent. The following figure shows an effect of the Load Encroachment characteristics used to block the Quad distance element.




Figure 5–63: LOAD ENCROACHMENT APPLIED TO DISTANCE ELEMENT

LOAD ENCROACHMENT MIN VOLT: This setting specifies the minimum positive-sequence voltage required for operation of the element. If the voltage is below this threshold a blocking signal will not be asserted by the element. When selecting this setting one must remember that the L90 measures the phase-to-ground sequence voltages regardless of the VT connection.

The nominal VT secondary voltage as specified under PATH: SYSTEM SETUP ⇔↓ AC INPUTS ⇔ VOLTAGE BANK X5 ⇔↓ PHASE VT SECONDARY is the p.u. base for this setting.

- LOAD ENCROACHMENT REACH: This setting specifies the resistive reach of the element as shown in the Load ٠ Encroachment Characteristic diagram. This setting should be entered in secondary ohms and be calculated as the positive-sequence resistance seen by the relay under maximum load conditions and unity power factor.

LOAD ENCROACHMENT ANGLE: This setting specifies the size of the blocking region as shown on the Load Encroachment Characteristic diagram and applies to the positive sequence impedance.




Figure 5-64: LOAD ENCROACHMENT SCHEME LOGIC

5.5.8 PHASE CURRENT

a) MAIN MENU

PHASE CURRENT PHASE TOC1 See page 5-119. PHASE TOC2 MESSAGE See page 5-119. PHASE IOC1 MESSAGE See page 5-121. PHASE IOC2 MESSAGE See page 5-121. PHASE MESSAGE See page 5-122. -DIRECTIONAL 1 PHASE See page 5-122. MESSAGE \square DIRECTIONAL 2

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇒ ♣ SETTING GROUP 1(6) ⇔ PHASE CURRENT

b) INVERSE TOC CURVE CHARACTERISTICS

The inverse time overcurrent curves used by the time overcurrent elements are the IEEE, IEC, GE Type IAC, and I²t standard curve shapes. This allows for simplified coordination with downstream devices. If however, none of these curve shapes is adequate, FlexCurves[™] may be used to customize the inverse time curve characteristics. The Definite Time curve is also an option that may be appropriate if only simple protection is required.

Table 5–10: OVERCURRENT CURVE TYPES

IEEE	IEC	GE TYPE IAC	OTHER
IEEE Extremely Inv.	IEC Curve A (BS142)	IAC Extremely Inv.	1 ² t
IEEE Very Inverse	IEC Curve B (BS142)	IAC Very Inverse	FlexCurves [™] A, B, C, and D
IEEE Moderately Inv.	IEC Curve C (BS142)	IAC Inverse	Recloser Curves
	IEC Short Inverse	IAC Short Inverse	Definite Time

A time dial multiplier setting allows selection of a multiple of the base curve shape (where the time dial multiplier = 1) with the curve shape (**CURVE**) setting. Unlike the electromechanical time dial equivalent, operate times are directly proportional to the time multiplier (**TD MULTIPLIER**) setting value. For example, all times for a multiplier of 10 are 10 times the multiplier 1 or base curve values. Setting the multiplier to zero results in an instantaneous response to all current levels above pickup.

Time overcurrent time calculations are made with an internal 'energy capacity' memory variable. When this variable indicates that the energy capacity has reached 100%, a time overcurrent element will operate. If less than 100% energy capacity is accumulated in this variable and the current falls below the dropout threshold of 97 to 98% of the pickup value, the variable must be reduced. Two methods of this resetting operation are available: "Instantaneous" and "Timed". The "Instantaneous" selection is intended for applications with other relays, such as most static relays, which set the energy capacity directly to zero when the current falls below the reset threshold. The "Timed" selection can be used where the relay must coordinate with electromechanical relays.

IEEE CURVES:

The IEEE time overcurrent curve shapes conform to industry standards and the IEEE C37.112-1996 curve classifications for extremely, very, and moderately inverse. The IEEE curves are derived from the formulae:

$$T = TDM \times \left[\frac{A}{\left(\frac{I}{I_{pickup}}\right)^{p} - 1} + B \right], \ T_{RESET} = TDM \times \left[\frac{t_{r}}{\left(\frac{I}{I_{pickup}}\right)^{2} - 1} \right]$$
(EQ 5.10)

where: $T = \text{operate time (in seconds)}, TDM = \text{Multiplier setting}, I = \text{input current}, I_{pickup} = \text{Pickup Current setting}$ $A, B, p = \text{constants}, T_{RESET} = \text{reset time in seconds (assuming energy capacity is 100% and$ **RESET** $is "Timed"), <math>t_r = \text{characteristic constant}$

Table 5–11: IEEE INVERSE TIME CURVE CONSTANTS

IEEE CURVE SHAPE	Α	В	Р	T _R
IEEE Extremely Inverse	28.2	0.1217	2.0000	29.1
IEEE Very Inverse	19.61	0.491	2.0000	21.6
IEEE Moderately Inverse	0.0515	0.1140	0.02000	4.85

Table 5–12: IEEE CURVE TRIP TIMES (IN SECONDS)

MULTIPLIER					CURRENT	(I / I _{pickup})				
(TDM)	1.5	2.0	3.0	4.0	5.0	6.0	7.0	8.0	9.0	10.0
IEEE EXTRE	MELY INVE	RSE								
0.5	11.341	4.761	1.823	1.001	0.648	0.464	0.355	0.285	0.237	0.203
1.0	22.682	9.522	3.647	2.002	1.297	0.927	0.709	0.569	0.474	0.407
2.0	45.363	19.043	7.293	4.003	2.593	1.855	1.418	1.139	0.948	0.813
4.0	90.727	38.087	14.587	8.007	5.187	3.710	2.837	2.277	1.897	1.626
6.0	136.090	57.130	21.880	12.010	7.780	5.564	4.255	3.416	2.845	2.439
8.0	181.454	76.174	29.174	16.014	10.374	7.419	5.674	4.555	3.794	3.252
10.0	226.817	95.217	36.467	20.017	12.967	9.274	7.092	5.693	4.742	4.065
IEEE VERY I	NVERSE		•		•			•		•
0.5	8.090	3.514	1.471	0.899	0.654	0.526	0.450	0.401	0.368	0.345
1.0	16.179	7.028	2.942	1.798	1.308	1.051	0.900	0.802	0.736	0.689
2.0	32.358	14.055	5.885	3.597	2.616	2.103	1.799	1.605	1.472	1.378
4.0	64.716	28.111	11.769	7.193	5.232	4.205	3.598	3.209	2.945	2.756
6.0	97.074	42.166	17.654	10.790	7.849	6.308	5.397	4.814	4.417	4.134
8.0	129.432	56.221	23.538	14.387	10.465	8.410	7.196	6.418	5.889	5.513
10.0	161.790	70.277	29.423	17.983	13.081	10.513	8.995	8.023	7.361	6.891
IEEE MODER	RATELY INV	ERSE								
0.5	3.220	1.902	1.216	0.973	0.844	0.763	0.706	0.663	0.630	0.603
1.0	6.439	3.803	2.432	1.946	1.688	1.526	1.412	1.327	1.260	1.207
2.0	12.878	7.606	4.864	3.892	3.377	3.051	2.823	2.653	2.521	2.414
4.0	25.756	15.213	9.729	7.783	6.753	6.102	5.647	5.307	5.041	4.827
6.0	38.634	22.819	14.593	11.675	10.130	9.153	8.470	7.960	7.562	7.241
8.0	51.512	30.426	19.458	15.567	13.507	12.204	11.294	10.614	10.083	9.654
10.0	64.390	38.032	24.322	19.458	16.883	15.255	14.117	13.267	12.604	12.068

5.5 GROUPED ELEMENTS

IEC CURVES

For European applications, the relay offers three standard curves defined in IEC 255-4 and British standard BS142. These are defined as IEC Curve A, IEC Curve B, and IEC Curve C. The formulae for these curves are:

$$T = TDM \times \left[\frac{K}{\left(I/I_{pickup}\right)^{E} - 1}\right], \ T_{RESET} = TDM \times \left[\frac{I_{r}}{\left(I/I_{pickup}\right)^{2} - 1}\right]$$
(EQ 5.11)

where: T = operate time (in seconds), TDM = Multiplier setting, I = input current, $I_{pickup} = \text{Pickup Current setting}$, K, E = constants, $t_r = \text{characteristic constant}$, and $T_{RESET} = \text{reset time in seconds}$ (assuming energy capacity is 100% and **RESET** is "Timed")

Table 5–13: IEC (BS) INVERSE TI	IME CURVE CONSTANTS
---------------------------------	---------------------

IEC (BS) CURVE SHAPE	к	E	T _R
IEC Curve A (BS142)	0.140	0.020	9.7
IEC Curve B (BS142)	13.500	1.000	43.2
IEC Curve C (BS142)	80.000	2.000	58.2
IEC Short Inverse	0.050	0.040	0.500

Table 5–14: IEC CURVE TRIP TIMES (IN SECONDS)

MULTIPLIER		CURRENT (// I _{pickup})											
(TDM)	1.5	2.0	3.0	4.0	5.0	6.0	7.0	8.0	9.0	10.0			
IEC CURVE	Α	•		•				•	•				
0.05	0.860	0.501	0.315	0.249	0.214	0.192	0.176	0.165	0.156	0.149			
0.10	1.719	1.003	0.630	0.498	0.428	0.384	0.353	0.330	0.312	0.297			
0.20	3.439	2.006	1.260	0.996	0.856	0.767	0.706	0.659	0.623	0.594			
0.40	6.878	4.012	2.521	1.992	1.712	1.535	1.411	1.319	1.247	1.188			
0.60	10.317	6.017	3.781	2.988	2.568	2.302	2.117	1.978	1.870	1.782			
0.80	13.755	8.023	5.042	3.984	3.424	3.070	2.822	2.637	2.493	2.376			
1.00	17.194	10.029	6.302	4.980	4.280	3.837	3.528	3.297	3.116	2.971			
IEC CURVE	В			•	•	•	•	•	•				
0.05	1.350	0.675	0.338	0.225	0.169	0.135	0.113	0.096	0.084	0.075			
0.10	2.700	1.350	0.675	0.450	0.338	0.270	0.225	0.193	0.169	0.150			
0.20	5.400	2.700	1.350	0.900	0.675	0.540	0.450	0.386	0.338	0.300			
0.40	10.800	5.400	2.700	1.800	1.350	1.080	0.900	0.771	0.675	0.600			
0.60	16.200	8.100	4.050	2.700	2.025	1.620	1.350	1.157	1.013	0.900			
0.80	21.600	10.800	5.400	3.600	2.700	2.160	1.800	1.543	1.350	1.200			
1.00	27.000	13.500	6.750	4.500	3.375	2.700	2.250	1.929	1.688	1.500			
IEC CURVE	С								•				
0.05	3.200	1.333	0.500	0.267	0.167	0.114	0.083	0.063	0.050	0.040			
0.10	6.400	2.667	1.000	0.533	0.333	0.229	0.167	0.127	0.100	0.081			
0.20	12.800	5.333	2.000	1.067	0.667	0.457	0.333	0.254	0.200	0.162			
0.40	25.600	10.667	4.000	2.133	1.333	0.914	0.667	0.508	0.400	0.323			
0.60	38.400	16.000	6.000	3.200	2.000	1.371	1.000	0.762	0.600	0.485			
0.80	51.200	21.333	8.000	4.267	2.667	1.829	1.333	1.016	0.800	0.646			
1.00	64.000	26.667	10.000	5.333	3.333	2.286	1.667	1.270	1.000	0.808			
IEC SHORT	TIME			•	•	•	•	•	•				
0.05	0.153	0.089	0.056	0.044	0.038	0.034	0.031	0.029	0.027	0.026			
0.10	0.306	0.178	0.111	0.088	0.075	0.067	0.062	0.058	0.054	0.052			
0.20	0.612	0.356	0.223	0.175	0.150	0.135	0.124	0.115	0.109	0.104			
0.40	1.223	0.711	0.445	0.351	0.301	0.269	0.247	0.231	0.218	0.207			
0.60	1.835	1.067	0.668	0.526	0.451	0.404	0.371	0.346	0.327	0.311			
0.80	2.446	1.423	0.890	0.702	0.602	0.538	0.494	0.461	0.435	0.415			
1.00	3.058	1.778	1.113	0.877	0.752	0.673	0.618	0.576	0.544	0.518			

IAC CURVES:

The curves for the General Electric type IAC relay family are derived from the formulae:

$$T = \text{TDM} \times \left(A + \frac{B}{(l/l_{pkp}) - C} + \frac{D}{((l/l_{pkp}) - C)^2} + \frac{E}{((l/l_{pkp}) - C)^3} \right), \ T_{RESET} = TDM \times \left[\frac{t_r}{(l/l_{pkp})^2 - 1} \right]$$
(EQ 5.12)

where: T = operate time (in seconds), TDM = Multiplier setting, I = Input current, $I_{pkp} = \text{Pickup Current setting}$, A to E = constants, $t_r = \text{characteristic constant}$, and $T_{RESET} = \text{reset time in seconds (assuming energy capacity is 100% and$ **RESET**is "Timed")

IAC CURVE SHAPE	Α	В	С	D	E	T _R
IAC Extreme Inverse	0.0040	0.6379	0.6200	1.7872	0.2461	6.008
IAC Very Inverse	0.0900	0.7955	0.1000	-1.2885	7.9586	4.678
IAC Inverse	0.2078	0.8630	0.8000	-0.4180	0.1947	0.990
IAC Short Inverse	0.0428	0.0609	0.6200	-0.0010	0.0221	0.222

Table 5–15: GE TYPE IAC INVERSE TIME CURVE CONSTANTS

MULTIPLIER					CURRENT	(I/I _{pickup})				
(TDM)	1.5	2.0	3.0	4.0	5.0	6.0	7.0	8.0	9.0	10.0
IAC EXTREM	MELY INVE	RSE		•		•	•	•		
0.5	1.699	0.749	0.303	0.178	0.123	0.093	0.074	0.062	0.053	0.046
1.0	3.398	1.498	0.606	0.356	0.246	0.186	0.149	0.124	0.106	0.093
2.0	6.796	2.997	1.212	0.711	0.491	0.372	0.298	0.248	0.212	0.185
4.0	13.591	5.993	2.423	1.422	0.983	0.744	0.595	0.495	0.424	0.370
6.0	20.387	8.990	3.635	2.133	1.474	1.115	0.893	0.743	0.636	0.556
8.0	27.183	11.987	4.846	2.844	1.966	1.487	1.191	0.991	0.848	0.741
10.0	33.979	14.983	6.058	3.555	2.457	1.859	1.488	1.239	1.060	0.926
IAC VERY IN	IVERSE	•				•	•			
0.5	1.451	0.656	0.269	0.172	0.133	0.113	0.101	0.093	0.087	0.083
1.0	2.901	1.312	0.537	0.343	0.266	0.227	0.202	0.186	0.174	0.165
2.0	5.802	2.624	1.075	0.687	0.533	0.453	0.405	0.372	0.349	0.331
4.0	11.605	5.248	2.150	1.374	1.065	0.906	0.810	0.745	0.698	0.662
6.0	17.407	7.872	3.225	2.061	1.598	1.359	1.215	1.117	1.046	0.992
8.0	23.209	10.497	4.299	2.747	2.131	1.813	1.620	1.490	1.395	1.323
10.0	29.012	13.121	5.374	3.434	2.663	2.266	2.025	1.862	1.744	1.654
IAC INVERS	E	•		•	•	•	•	•	•	
0.5	0.578	0.375	0.266	0.221	0.196	0.180	0.168	0.160	0.154	0.148
1.0	1.155	0.749	0.532	0.443	0.392	0.360	0.337	0.320	0.307	0.297
2.0	2.310	1.499	1.064	0.885	0.784	0.719	0.674	0.640	0.614	0.594
4.0	4.621	2.997	2.128	1.770	1.569	1.439	1.348	1.280	1.229	1.188
6.0	6.931	4.496	3.192	2.656	2.353	2.158	2.022	1.921	1.843	1.781
8.0	9.242	5.995	4.256	3.541	3.138	2.878	2.695	2.561	2.457	2.375
10.0	11.552	7.494	5.320	4.426	3.922	3.597	3.369	3.201	3.072	2.969
IAC SHORT	INVERSE									
0.5	0.072	0.047	0.035	0.031	0.028	0.027	0.026	0.026	0.025	0.025
1.0	0.143	0.095	0.070	0.061	0.057	0.054	0.052	0.051	0.050	0.049
2.0	0.286	0.190	0.140	0.123	0.114	0.108	0.105	0.102	0.100	0.099
4.0	0.573	0.379	0.279	0.245	0.228	0.217	0.210	0.204	0.200	0.197
6.0	0.859	0.569	0.419	0.368	0.341	0.325	0.314	0.307	0.301	0.296
8.0	1.145	0.759	0.559	0.490	0.455	0.434	0.419	0.409	0.401	0.394
10.0	1.431	0.948	0.699	0.613	0.569	0.542	0.524	0.511	0.501	0.493

Table 5–16: IAC CURVE TRIP TIMES

5.5 GROUPED ELEMENTS

I2t CURVES:

The curves for the I^2t are derived from the formulae:

$$T = \text{TDM} \times \left[\frac{100}{\left(\frac{I}{I_{pickup}}\right)^2}\right], \ T_{RESET} = \text{TDM} \times \left[\frac{100}{\left(\frac{I}{I_{pickup}}\right)^{-2}}\right]$$
(EQ 5.13)

where: T = Operate Time (sec.); TDM = Multiplier Setting; I = Input Current; $I_{pickup} = \text{Pickup Current Setting}$; $T_{RESET} = \text{Reset Time in sec.}$ (assuming energy capacity is 100% and RESET: Timed)

MULTIPLIER		CURRENT (// I _{pickup})										
(TDM)	1.5	2.0	3.0	4.0	5.0	6.0	7.0	8.0	9.0	10.0		
0.01	0.44	0.25	0.11	0.06	0.04	0.03	0.02	0.02	0.01	0.01		
0.10	4.44	2.50	1.11	0.63	0.40	0.28	0.20	0.16	0.12	0.10		
1.00	44.44	25.00	11.11	6.25	4.00	2.78	2.04	1.56	1.23	1.00		
10.00	444.44	250.00	111.11	62.50	40.00	27.78	20.41	15.63	12.35	10.00		
100.00	4444.4	2500.0	1111.1	625.00	400.00	277.78	204.08	156.25	123.46	100.00		
600.00	26666.7	15000.0	6666.7	3750.0	2400.0	1666.7	1224.5	937.50	740.74	600.00		

Table 5–17: I²T CURVE TRIP TIMES

FLEXCURVES™:

The custom FlexCurves[™] are described in detail in the FlexCurves[™] section of this chapter. The curve shapes for the FlexCurves[™] are derived from the formulae:

$$T = \text{TDM} \times \left[\text{FlexCurve Time at}\left(\frac{I}{I_{pickup}}\right)\right] \text{ when } \left(\frac{I}{I_{pickup}}\right) \ge 1.00$$
 (EQ 5.14)

$$T_{RESET} = \text{TDM} \times \left[\text{FlexCurve Time at}\left(\frac{l}{l_{pickup}}\right)\right] \text{ when } \left(\frac{l}{l_{pickup}}\right) \le 0.98$$
 (EQ 5.15)

where: T = Operate Time (sec.), TDM = Multiplier setting

I = Input Current, Ipickup = Pickup Current setting

 T_{RESET} = Reset Time in seconds (assuming energy capacity is 100% and RESET: Timed)

DEFINITE TIME CURVE:

The Definite Time curve shape operates as soon as the pickup level is exceeded for a specified period of time. The base definite time curve delay is in seconds. The curve multiplier of 0.00 to 600.00 makes this delay adjustable from instantaneous to 600.00 seconds in steps of 10 ms.

$$T = TDM$$
 in seconds, when $I > I_{pickup}$ (EQ 5.16)

$$T_{RESET} = -TDM$$
 in seconds (EQ 5.17)

where: T = Operate Time (sec.), TDM = Multiplier setting

I = Input Current, *Ipickup* = Pickup Current setting

 T_{RESET} = Reset Time in seconds (assuming energy capacity is 100% and RESET: Timed)

RECLOSER CURVES:

The L90 uses the FlexCurve[™] feature to facilitate programming of 41 recloser curves. Please refer to the FlexCurve[™] section in this chapter for additional details.

c) PHASE TIME OVERCURRENT (ANSI 51P)


PATH: SETTINGS ⇔ ⊕ GROUPED ELEMENTS ⇒ SETTING GROUP 1(6) ⇒ PHASE CURRENT ⇒ PHASE TOC1(2)

■ PHASE TOC1	PHASE TOC1 FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	PHASE TOC1 SIGNAL SOURCE: SRC 1	Range:	SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	PHASE TOC1 INPUT: Phasor	Range:	Phasor, RMS
MESSAGE	PHASE TOC1 PICKUP: 1.000 pu	Range:	0.000 to 30.000 pu in steps of 0.001
MESSAGE	PHASE TOC1 CURVE: IEEE Mod Inv	Range:	See Overcurrent Curve Types table
MESSAGE	PHASE TOC1 TD MULTIPLIER: 1.00	Range:	0.00 to 600.00 in steps of 0.01
MESSAGE	PHASE TOC1 RESET: Instantaneous	Range:	Instantaneous, Timed
MESSAGE	PHASE TOC1 VOLTAGE RESTRAINT: Disabled	Range:	Disabled, Enabled
MESSAGE	PHASE TOC1 BLOCK A: Off	Range:	FlexLogic™ operand
MESSAGE	PHASE TOC1 BLOCK B: Off	Range:	FlexLogic™ operand
MESSAGE	PHASE TOC1 BLOCK C: Off	Range:	FlexLogic™ operand
MESSAGE	PHASE TOC1 TARGET: Self-reset	Range:	Self-reset, Latched, Disabled
MESSAGE	PHASE TOC1 EVENTS: Disabled	Range:	Disabled, Enabled


The phase time overcurrent element can provide a desired time-delay operating characteristic versus the applied current or be used as a simple Definite Time element. The phase current input quantities may be programmed as fundamental phasor magnitude or total waveform RMS magnitude as required by the application.

Two methods of resetting operation are available: "Timed" and "Instantaneous" (refer to the Inverse *TOC Curves Character-istic* sub-section earlier for details on curve setup, trip times and reset operation). When the element is blocked, the time accumulator will reset according to the reset characteristic. For example, if the element reset characteristic is set to "Instantaneous" and the element is blocked, the time accumulator will be cleared immediately.

The **PHASE TOC1 PICKUP** setting can be dynamically reduced by a voltage restraint feature (when enabled). This is accomplished via the multipliers (Mvr) corresponding to the phase-phase voltages of the voltage restraint characteristic curve (see the figure below); the pickup level is calculated as 'Mvr' times the **PHASE TOC1 PICKUP** setting. If the voltage restraint feature is disabled, the pickup level always remains at the setting value.










5 SETTINGS

d) PHASE INSTANTANEOUS OVERCURRENT (ANSI 50P)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇒ SETTING GROUP 1(6) ⇒ PHASE CURRENT ⇒ PHASE IOC 1(2)

<pre>PHASE IOC1</pre>	PHASE IOC1 FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	PHASE IOC1 SIGNAL SOURCE: SRC 1	Range:	SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	PHASE IOC1 PICKUP: 1.000 pu	Range:	0.000 to 30.000 pu in steps of 0.001
MESSAGE	PHASE IOC1 PICKUP DELAY: 0.00 s	Range:	0.00 to 600.00 s in steps of 0.01
MESSAGE	PHASE IOC1 RESET DELAY: 0.00 s	Range:	0.00 to 600.00 s in steps of 0.01
MESSAGE	PHASE IOC1 BLOCK A: Off	Range:	FlexLogic™ operand
MESSAGE	PHASE IOC1 BLOCK B: Off	Range:	FlexLogic™ operand
MESSAGE	PHASE IOC1 BLOCK C: Off	Range:	FlexLogic™ operand
MESSAGE	PHASE IOC1 TARGET: Self-reset	Range:	Self-reset, Latched, Disabled
MESSAGE	PHASE IOC1 EVENTS: Disabled	Range:	Disabled, Enabled


The phase instantaneous overcurrent element may be used as an instantaneous element with no intentional delay or as a Definite Time element. The input current is the fundamental phasor magnitude.





e) PHASE DIRECTIONAL OVERCURRENT (ANSI 67P)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ PHASE CURRENT ⇔ PHASE DIRECTIONAL 1(2)



The phase directional elements (one for each of phases A, B, and C) determine the phase current flow direction for steady state and fault conditions and can be used to control the operation of the phase overcurrent elements via the **BLOCK** inputs of these elements.




Figure 5–68: PHASE A DIRECTIONAL POLARIZATION

This element is intended to apply a block signal to an overcurrent element to prevent an operation when current is flowing in a particular direction. The direction of current flow is determined by measuring the phase angle between the current from the phase CTs and the line-line voltage from the VTs, based on the 90° or 'quadrature' connection. If there is a requirement to supervise overcurrent elements for flows in opposite directions, such as can happen through a bus-tie breaker, two phase directional elements should be programmed with opposite ECA settings.

To increase security for three phase faults very close to the VTs used to measure the polarizing voltage, a 'voltage memory' feature is incorporated. This feature stores the polarizing voltage the moment before the voltage collapses, and uses it to determine direction. The voltage memory remains valid for one second after the voltage has collapsed.

The main component of the phase directional element is the phase angle comparator with two inputs: the operating signal (phase current) and the polarizing signal (the line voltage, shifted in the leading direction by the characteristic angle, ECA).

PHASE	OPERATING	POLARIZING SIGNAL V _{pol}			
	SIGNAL	ABC PHASE SEQUENCE	ACB PHASE SEQUENCE		
A	Angle of IA	Angle of VBC \times (1 \angle ECA)	Angle of VCB \times (1 \angle ECA)		
В	Angle of IB	Angle of VCA \times (1 \angle ECA)	Angle of VAC \times 1 \angle ECA)		
С	Angle of IC	Angle of VAB \times (1 \angle ECA)	Angle of VBA \times (1 \angle ECA)		

The following table shows the operating and polarizing signals used for phase directional control:

MODE OF OPERATION:

- When the function is "Disabled", or the operating current is below 5% × CT nominal, the element output is "0".
- When the function is "Enabled", the operating current is above 5% × CT nominal, and the polarizing voltage is above the set threshold, the element output is dependent on the phase angle between the operating and polarizing signals:
 - The element output is logic "0" when the operating current is within polarizing voltage ±90°.
 - For all other angles, the element output is logic "1".
- Once the voltage memory has expired, the phase overcurrent elements under directional control can be set to block or trip on overcurrent as follows:
 - When BLOCK WHEN V MEM EXP is set to "Yes", the directional element will block the operation of any phase overcurrent element under directional control when voltage memory expires.
 - When BLOCK WHEN V MEM EXP is set to "No", the directional element allows tripping of phase overcurrent elements under directional control when voltage memory expires.

In all cases, directional blocking will be permitted to resume when the polarizing voltage becomes greater than the 'polarizing voltage threshold'.

SETTINGS:

- PHASE DIR 1 SIGNAL SOURCE: This setting is used to select the source for the operating and polarizing signals. The operating current for the phase directional element is the phase current for the selected current source. The polarizing voltage is the line voltage from the phase VTs, based on the 90° or 'quadrature' connection and shifted in the leading direction by the element characteristic angle (ECA).
- PHASE DIR 1 ECA: This setting is used to select the element characteristic angle, i.e. the angle by which the polarizing voltage is shifted in the leading direction to achieve dependable operation. In the design of the UR-series elements, a block is applied to an element by asserting logic 1 at the blocking input. This element should be programmed via the ECA setting so that the output is **logic 1 for current in the non-tripping direction**.
- PHASE DIR 1 POL V THRESHOLD: This setting is used to establish the minimum level of voltage for which the phase angle measurement is reliable. The setting is based on VT accuracy. The default value is "0.700 pu".
- PHASE DIR 1 BLOCK WHEN V MEM EXP: This setting is used to select the required operation upon expiration of
 voltage memory. When set to "Yes", the directional element blocks the operation of any phase overcurrent element
 under directional control, when voltage memory expires; when set to "No", the directional element allows tripping of
 phase overcurrent elements under directional control.



The Phase Directional element responds to the forward load current. In the case of a following reverse fault, the element needs some time – in the order of 8 ms – to establish a blocking signal. Some protection elements such as instantaneous overcurrent may respond to reverse faults before the blocking signal is established. Therefore, a coordination time of at least 10 ms must be added to all the instantaneous protection elements under the supervision of the Phase Directional element. If current reversal is of a concern, a longer delay – in the order of 20 ms – may be needed.





Figure 5–69: PHASE DIRECTIONAL SCHEME LOGIC

5.5.9 NEUTRAL CURRENT


a) MAIN MENU

PATH: SETTINGS \Rightarrow \bigcirc GROUPED ELEMENTS \Rightarrow \bigcirc SETTING GROUP 1(6) \Rightarrow NEUTRAL CURRENT




b) NEUTRAL TIME OVERCURRENT (ANSI 51N)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ♣ NEUTRAL CURRENT ⇔ NEUTRAL TOC1(2)



The Neutral Time Overcurrent element can provide a desired time-delay operating characteristic versus the applied current or be used as a simple Definite Time element. The neutral current input value is a quantity calculated as 3lo from the phase currents and may be programmed as fundamental phasor magnitude or total waveform RMS magnitude as required by the application.


Two methods of resetting operation are available: "Timed" and "Instantaneous" (refer to the *Inverse TOC Curve Characteristics* section for details on curve setup, trip times and reset operation). When the element is blocked, the time accumulator will reset according to the reset characteristic. For example, if the element reset characteristic is set to "Instantaneous" and the element is blocked, the time accumulator will be cleared immediately.





c) NEUTRAL INSTANTANEOUS OVERCURRENT (ANSI 50N)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇒ SETTING GROUP 1(6) ⇔ ♣ NEUTRAL CURRENT ⇔ ♣ NEUTRAL IOC1(2)



The Neutral Instantaneous Overcurrent element may be used as an instantaneous function with no intentional delay or as a Definite Time function. The element essentially responds to the magnitude of a neutral current fundamental frequency phasor calculated from the phase currents. A "positive-sequence restraint" is applied for better performance. A small portion (6.25%) of the positive-sequence current magnitude is subtracted from the zero-sequence current magnitude when forming the operating quantity of the element as follows:

$$I_{op} = 3 \times (|I_0| - K \cdot |I_1|)$$
 where $K = 1/16$ (EQ 5.18)

The positive-sequence restraint allows for more sensitive settings by counterbalancing spurious zero-sequence currents resulting from:

- system unbalances under heavy load conditions
- transformation errors of current transformers (CTs) during double-line and three-phase faults
- switch-off transients during double-line and three-phase faults

The positive-sequence restraint must be considered when testing for pickup accuracy and response time (multiple of pickup). The operating quantity depends on how test currents are injected into the relay (single-phase injection: $I_{op} = 0.9375 \cdot I_{iniected}$; three-phase pure zero-sequence injection: $I_{op} = 3 \times I_{iniected}$).




Figure 5–71: NEUTRAL IOC1 SCHEME LOGIC

d) NEUTRAL DIRECTIONAL OVERCURRENT (ANSI 67N)

PATH: SETTINGS ⇔ ⊕ GROUPED ELEMENTS ⇒ SETTING GROUP 1(6) ⇒ NEUTRAL CURRENT ⇒ ⊕ NEUTRAL DIRECTIONAL OC1(2)

NEUTRALDIRECTIONAL OC1	NEUTRAL DIR OC1 FUNCTION: Disabled	Range: Disabled,	Enabled
MESSAGE	NEUTRAL DIR OC1 SOURCE: SRC 1	Range: SRC 1, S	RC 2, SRC 3, SRC 4
MESSAGE	NEUTRAL DIR OC1 POLARIZING: Voltage	Range: Voltage,	Current, Dual
MESSAGE	NEUTRAL DIR OC1 POL VOLT: Calculated V0	Range: Calculate	d V0, Measured VX
MESSAGE	NEUTRAL DIR OC1 OP CURR: Calculated 310	Range: Calculate	d 3I0, Measured IG
MESSAGE	NEUTRAL DIR OC1 POS- SEQ RESTRAINT: 0.063	Range: 0.000 to 0	0.500 in steps of 0.001
MESSAGE	NEUTRAL DIR OC1 OFFSET: 0.00 Ω	Range: 0.00 to 23	50.00 $arOmega$ in steps of 0.01
MESSAGE	NEUTRAL DIR OC1 FWD ECA: 75° Lag	Range: -90 to 90	° in steps of 1
MESSAGE	NEUTRAL DIR OC1 FWD LIMIT ANGLE: 90°	Range: 40 to 90°	in steps of 1
MESSAGE	NEUTRAL DIR OC1 FWD PICKUP: 0.050 pu	Range: 0.002 to 3	30.000 pu in steps of 0.001
MESSAGE	NEUTRAL DIR OC1 REV LIMIT ANGLE: 90°	Range: 40 to 90°	in steps of 1
MESSAGE	NEUTRAL DIR OC1 REV PICKUP: 0.050 pu	Range: 0.002 to 3	30.000 pu in steps of 0.001
MESSAGE	NEUTRAL DIR OC1 BLK: Off	Range: FlexLogic	[™] operand
MESSAGE	NEUTRAL DIR OC1 TARGET: Self-reset	Range: Self-rese	t, Latched, Disabled
MESSAGE	NEUTRAL DIR OC1 EVENTS: Disabled	Range: Disabled,	Enabled

There are two Neutral Directional Overcurrent protection elements available. The element provides both forward and reverse fault direction indications the NEUTRAL DIR OC1 FWD and NEUTRAL DIR OC1 REV operands, respectively. The output operand is asserted if the magnitude of the operating current is above a pickup level (overcurrent unit) and the fault direction is seen as "forward or "reverse", respectively (directional unit).

The **overcurrent unit** responds to the magnitude of a fundamental frequency phasor of the either the neutral current calculated from the phase currents or the ground current. There are two separate pickup settings for the forward- and reverselooking functions, respectively. If set to use the calculated 3I_0, the element applies a "positive-sequence restraint" for better performance: a small user-programmable portion of the positive-sequence current magnitude is subtracted from the zero-sequence current magnitude when forming the operating quantity.

$$I_{op} = 3 \times (|I_0| - K \times |I_1|)$$
 (EQ 5.19)

The positive-sequence restraint allows for more sensitive settings by counterbalancing spurious zero-sequence currents resulting from:

• System unbalances under heavy load conditions.

- Transformation errors of current transformers (CTs) during double-line and three-phase faults.
- Switch-off transients during double-line and three-phase faults.

The positive-sequence restraint must be considered when testing for pickup accuracy and response time (multiple of pickup). The operating quantity depends on the way the test currents are injected into the relay (single-phase injection: $I_{op} = (1 - K) \times I_{injected}$; three-phase pure zero-sequence injection: $I_{op} = 3 \times I_{injected}$).

The positive-sequence restraint is removed for low currents. If the positive-sequence current is below 0.8 pu, the restraint is removed by changing the constant K to zero. This facilitates better response to high-resistance faults when the unbalance is very small and there is no danger of excessive CT errors as the current is low.

The **directional unit** uses the zero-sequence current (I_0) or ground current (IG) for fault direction discrimination and may be programmed to use either zero-sequence voltage ("Calculated V0" or "Measured VX"), ground current (IG), or both for polarizing. The following tables define the neutral directional overcurrent element.

	DIRE	OVERCURRENT UNIT					
POLARIZING MODE	DIRECTION	COMPARED	PHASORS	OVERCORRENT UNIT			
Voltage	Forward	$-V_0 + Z_offset \times I_0$	$I_0 \times 1 \angle ECA$				
vollage	Reverse	$-V_0 + Z_offset \times I_0$	–I_0×1∠ECA				
Current	Forward	IG	I_0				
Current	Reverse	IG	-l_0				
		$-V_0 + Z_offset \times I_0$	$I_0 \times 1 \angle ECA$	$I_{op} = 3 \times (I_0 - K \times I_1)$ if $ I_1 > 0.8$ pu			
	Forward	0	r	$I_{op} = 3 \times (I_0)$ if $ I_1 \le 0.8$ pu			
Dual		IG	I_0				
		$-V_0 + Z_offset \times I_0$	–I_0×1∠ECA				
	Reverse	0	r	1			
		IG	-I_0				

Table 5–18: QUANTITIES FOR "CALCULATED 310" CONFIGURATION

Table 5–19: QUANTITIES FOR "MEASURED IG" CONFIGURATION

	OVERCURRENT UNIT			
POLARIZING MODE	DIRECTION	COMPARED	OVERCORRENT ONT	
Voltage	Forward	-V_0 + Z_offset × IG/3	IG × 1∠ECA	I _{op} = IG
vollage	Reverse	$-V_0 + Z_offset \times IG/3$	–IG × 1∠ECA	

where: $V_0 = \frac{1}{3}(VAG + VBG + VCG) =$ zero sequence voltage ,

 $I_0 = \frac{1}{3}IN = \frac{1}{3}(IA + IB + IC) = \text{ zero sequence current },$

ECA = element characteristic angle and IG = ground current

When **NEUTRAL DIR OC1 POL VOLT** is set to "Measured VX", one-third of this voltage is used in place of V_0. The following figure explains the usage of the voltage polarized directional unit of the element.

The figure below shows the voltage-polarized phase angle comparator characteristics for a phase A to ground fault, with:

- ECA = 90° (element characteristic angle = centerline of operating characteristic)
- FWD LA = 80° (forward limit angle = the ± angular limit with the ECA for operation)
- REV LA = 80° (reverse limit angle = the ± angular limit with the ECA for operation)

The element incorporates a current reversal logic: if the reverse direction is indicated for at least 1.25 of a power system cycle, the prospective forward indication will be delayed by 1.5 of a power system cycle. The element is designed to emulate an electromechanical directional device. Larger operating and polarizing signals will result in faster directional discrimination bringing more security to the element operation.

The forward-looking function is designed to be more secure as compared to the reverse-looking function, and therefore, should be used for the tripping direction. The reverse-looking function is designed to be faster as compared to the forward-looking function and should be used for the blocking direction. This allows for better protection coordination.

The above bias should be taken into account when using the neutral directional overcurrent element to directionalize other protection elements.




Figure 5–72: NEUTRAL DIRECTIONAL VOLTAGE-POLARIZED CHARACTERISTICS

- NEUTRAL DIR OC1 POLARIZING: This setting selects the polarizing mode for the directional unit.
 - If "Voltage" polarizing is selected, the element uses the zero-sequence voltage angle for polarization. The user
 can use either the zero-sequence voltage V_0 calculated from the phase voltages, or the zero-sequence voltage
 supplied externally as the auxiliary voltage Vx, both from the NEUTRAL DIR OC1 SOURCE.

The calculated V_0 can be used as polarizing voltage only if the voltage transformers are connected in Wye. The auxiliary voltage can be used as the polarizing voltage provided **SYSTEM SETUP** \Rightarrow **AC INPUTS** \Rightarrow **VOLTAGE BANK** \Rightarrow **4 AUXILIARY VT CONNECTION** is set to "Vn" and the auxiliary voltage is connected to a zero-sequence voltage source (such as open delta connected secondary of VTs).

The zero-sequence (V_0) or auxiliary voltage (Vx), accordingly, must be higher than 0.02 pu nominal voltage to be validated as a polarizing signal. If the polarizing signal is invalid, neither forward nor reverse indication is given.

If "Current" polarizing is selected, the element uses the ground current angle connected externally and configured under NEUTRAL OC1 SOURCE for polarization. The Ground CT must be connected between the ground and neutral point of an adequate local source of ground current. The ground current must be higher than 0.05 pu to be validated as a polarizing signal. If the polarizing signal is not valid, neither forward nor reverse indication is given.

For a choice of current polarizing, it is recommended that the polarizing signal be analyzed to ensure that a known direction is maintained irrespective of the fault location. For example, if using an autotransformer neutral current as a polarizing source, it should be ensured that a reversal of the ground current does not occur for a high-side fault. The low-side system impedance should be assumed minimal when checking for this condition. A similar situation arises for a Wye/Delta/Wye transformer, where current in one transformer winding neutral may reverse when faults on both sides of the transformer are considered.

- If "Dual" polarizing is selected, the element performs both directional comparisons as described above. A given
 direction is confirmed if either voltage or current comparators indicate so. If a conflicting (simultaneous forward
 and reverse) indication occurs, the forward direction overrides the reverse direction.
- NEUTRAL DIR OC1 POL VOLT: Selects the polarizing voltage used by the directional unit when "Voltage" or "Dual" polarizing mode is set. The polarizing voltage can be programmed to be either the zero-sequence voltage calculated from the phase voltages ("Calculated V0") or supplied externally as an auxiliary voltage ("Measured VX").

- NEUTRAL DIR OC1 OP CURR: This setting indicates whether the 3I_0 current calculated from the phase currents, or the ground current shall be used by this protection. This setting acts as a switch between the neutral and ground modes of operation (67N and 67G). If set to "Calculated 3I0" the element uses the phase currents and applies the positive-sequence restraint; if set to "Measured IG" the element uses ground current supplied to the ground CT of the CT bank configured as NEUTRAL DIR OC1 SOURCE. If this setting is "Measured IG", then the NEUTRAL DIR OC1 POLARIZING setting must be "Voltage", as it is not possible to use the ground current as an operating and polarizing signal simultaneously.
- **NEUTRAL DIR OC1 POS-SEQ RESTRAINT**: This setting controls the amount of the positive-sequence restraint. Set to 0.063 for backward compatibility with firmware revision 3.40 and older. Set to zero to remove the restraint. Set higher if large system unbalances or poor CT performance are expected.
- **NEUTRAL DIR OC1 OFFSET:** This setting specifies the offset impedance used by this protection. The primary application for the offset impedance is to guarantee correct identification of fault direction on series compensated lines. See the Chapter 9 for information on how to calculate this setting. In regular applications, the offset impedance ensures proper operation even if the zero-sequence voltage at the relaying point is very small. If this is the intent, the offset impedance shall not be larger than the zero-sequence impedance of the protected circuit. Practically, it shall be several times smaller. See Chapter 8 for additional details. The offset impedance shall be entered in secondary ohms.
- **NEUTRAL DIR OC1 FWD ECA:** This setting defines the characteristic angle (ECA) for the forward direction in the "Voltage" polarizing mode. The "Current" polarizing mode uses a fixed ECA of 0°. The ECA in the reverse direction is the angle set for the forward direction shifted by 180°.
- NEUTRAL DIR OC1 FWD LIMIT ANGLE: This setting defines a symmetrical (in both directions from the ECA) limit
 angle for the forward direction.
- **NEUTRAL DIR OC1 FWD PICKUP:** This setting defines the pickup level for the overcurrent unit of the element in the forward direction. When selecting this setting it must be kept in mind that the design uses a 'positive-sequence restraint' technique for the "Calculated 310" mode of operation.
- NEUTRAL DIR OC1 REV LIMIT ANGLE: This setting defines a symmetrical (in both directions from the ECA) limit
 angle for the reverse direction.
- **NEUTRAL DIR OC1 REV PICKUP:** This setting defines the pickup level for the overcurrent unit of the element in the reverse direction. When selecting this setting it must be kept in mind that the design uses a 'positive-sequence restraint' technique for the "Calculated 3I0" mode of operation.




Figure 5–73: NEUTRAL DIRECTIONAL OVERCURRENT LOGIC

5.5.10 GROUND CURRENT



This element can provide a desired time-delay operating characteristic versus the applied current or be used as a simple Definite Time element. The ground current input value is the quantity measured by the ground input CT and is the fundamental phasor or RMS magnitude. Two methods of resetting operation are available; "Timed" and "Instantaneous" (refer to the *Inverse Time Overcurrent Curve Characteristics* section for details). When the element is blocked, the time accumulator will reset according to the reset characteristic. For example, if the element reset characteristic is set to "Instantaneous" and the element is blocked, the time accumulator will be cleared immediately.



These elements measure the current that is connected to the ground channel of a CT/VT module. The conversion range of a standard channel is from 0.02 to 46 times the CT rating.





Figure 5–74: GROUND TOC1 SCHEME LOGIC

5 SETTINGS

b) GROUND INSTANTANEOUS OVERCURRENT (ANSI 50G)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ♣ GROUND CURRENT ⇔ ♣ GROUND IOC1(2)



The Ground Instantaneous Overcurrent element may be used as an instantaneous element with no intentional delay or as a Definite Time element. The ground current input is the quantity measured by the ground input CT and is the fundamental phasor magnitude.




Figure 5–75: GROUND IOC1 SCHEME LOGIC


These elements measure the current that is connected to the ground channel of a CT/VT module. The conversion range of a standard channel is from 0.02 to 46 times the CT rating.

NOTE

5.5.11 NEGATIVE SEQUENCE CURRENT

a) NEGATIVE SEQUENCE TIME OVERCURRENT (ANSI 51_2)

PATH: SETTINGS ♣ GROUPED ELEMENTS ⇔♣ SETTING GROUP 1(6) ⇔♣ NEGATIVE SEQUENCE CURRENT ⇔ NEG SEQ TOC1(2)



The negative sequence time overcurrent element may be used to determine and clear unbalance in the system. The input for calculating negative sequence current is the fundamental phasor value.

Two methods of resetting operation are available; "Timed" and "Instantaneous" (refer to the *Inverse Time Overcurrent Characteristics* sub-section for details on curve setup, trip times and reset operation). When the element is blocked, the time accumulator will reset according to the reset characteristic. For example, if the element reset characteristic is set to "Instantaneous" and the element is blocked, the time accumulator will be cleared immediately.





Figure 5–76: NEGATIVE SEQUENCE TOC1 SCHEME LOGIC

b) NEGATIVE SEQUENCE INSTANTANEOUS OVERCURRENT (ANSI 50_2)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇒ SETTING GROUP 1(6) ⇔ ♣ NEGATIVE SEQUENCE CURRENT ⇔ ♣ NEG SEQ OC1(2)



The Negative Sequence Instantaneous Overcurrent element may be used as an instantaneous function with no intentional delay or as a Definite Time function. The element responds to the negative-sequence current fundamental frequency phasor magnitude (calculated from the phase currents) and applies a "positive-sequence" restraint for better performance: a small portion (12.5%) of the positive-sequence current magnitude is subtracted from the negative-sequence current magnitude when forming the operating quantity:

$$I_{op} = |I_2| - K \cdot |I_1|$$
 where $K = 1/8$ (EQ 5.20)

The positive-sequence restraint allows for more sensitive settings by counterbalancing spurious negative-sequence currents resulting from:

- system unbalances under heavy load conditions
- transformation errors of current transformers (CTs) during three-phase faults
- fault inception and switch-off transients during three-phase faults

The positive-sequence restraint must be considered when testing for pickup accuracy and response time (multiple of pickup). The operating quantity depends on the way the test currents are injected into the relay (single phase injection: $I_{op} = 0.2917 \cdot I_{iniected}$; three phase injection, opposite rotation: $I_{op} = I_{iniected}$).





Figure 5–77: NEGATIVE SEQUENCE IOC1 SCHEME LOGIC

c) NEGATIVE SEQUENCE DIRECTIONAL OVERCURRENT (ANSI 67_2)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ♣ NEGATIVE SEQUENCE CURRENT ⇔ ♣ NEG SEQ DIR OC1(2)



There are two Negative Sequence Directional Overcurrent protection elements available. The element provides both forward and reverse fault direction indications through its output operands NEG SEQ DIR OC1 FWD and NEG SEQ DIR OC1 REV, respectively. The output operand is asserted if the magnitude of the operating current is above a pickup level (overcurrent unit) and the fault direction is seen as 'forward' or 'reverse', respectively (directional unit).

The **overcurrent unit** of the element essentially responds to the magnitude of a fundamental frequency phasor of either the negative-sequence or zero-sequence current as per user selection. The zero-sequence current should not be mistaken with the neutral current (factor 3 difference).

A 'positive-sequence restraint' is applied for better performance: a small user-programmable portion of the positivesequence current magnitude is subtracted from the negative- or zero-sequence current magnitude, respectively, when forming the element operating quantity.

$$I_{op} = |I_2| - K \times |I_1|$$
 or $I_{op} = |I_0| - K \times |I_1|$ (EQ 5.21)

The positive-sequence restraint allows for more sensitive settings by counterbalancing spurious negative- and zerosequence currents resulting from:

- System unbalances under heavy load conditions.
- Transformation errors of Current Transformers (CTs).
- Fault inception and switch-off transients.

5 SETTINGS

The positive-sequence restraint must be considered when testing for pick-up accuracy and response time (multiple of pickup). The operating quantity depends on the way the test currents are injected into the relay:

- single-phase injection: $I_{op} = 1/3 \times (1 K) \times I_{injected}$
- three-phase pure zero- or negative-sequence injection, respectively: I_{op} = I_{injected}.
- the directional unit uses the negative-sequence current and voltage for fault direction discrimination

The following table defines the Negative Sequence Directional Overcurrent element.

OVERC	URRENT UNIT	DIRECTIONAL UNIT				
MODE	OPERATING CURRENT	DIRECTION	COMPARED PHASORS			
Negative-Sequence	$I_{op} = I_2 - K \times I_1 $	Forward	$-V_2 + Z_offset \times I_2$	I_2×1∠ECA		
		Reverse	$-V_2 + Z_offset \times I_2$	–(I_2 × 1∠ECA)		
Zero-Sequence	$I_{op} = I_0 - K \times I_1 $	Forward	$-V_2 + Z_offset \times I_2$	I_2×1∠ECA		
		Reverse	$-V_2 + Z_offset \times I_2$	–(I_2 × 1∠ECA)		

The negative-sequence voltage must be higher than the **PRODUCT SETUP** \Rightarrow \bigcirc **DISPLAY PROPERTIES** \Rightarrow \bigcirc **VOLTAGE CUT-OFF LEVEL** value to be validated for use as a polarizing signal. If the polarizing signal is not validated neither forward nor reverse indication is given. The following figure explains the usage of the voltage polarized directional unit of the element.

The figure below shows the phase angle comparator characteristics for a Phase A to ground fault, with settings of:

- ECA = 75° (Element Characteristic Angle = centerline of operating characteristic)
- FWD LA = 80° (Forward Limit Angle = \pm the angular limit with the ECA for operation)

REV LA = 80° (Reverse Limit Angle = \pm the angular limit with the ECA for operation)

The element incorporates a current reversal logic: if the reverse direction is indicated for at least 1.25 of a power system cycle, the prospective forward indication will be delayed by 1.5 of a power system cycle. The element is designed to emulate an electromechanical directional device. Larger operating and polarizing signals will result in faster directional discrimination bringing more security to the element operation.




Figure 5–78: NEG SEQ DIRECTIONAL CHARACTERISTICS

The forward-looking function is designed to be more secure as compared to the reverse-looking function, and therefore, should be used for the tripping direction. The reverse-looking function is designed to be faster as compared to the forward-looking function and should be used for the blocking direction. This allows for better protection coordination. The above bias should be taken into account when using the Negative Sequence Directional Overcurrent element to 'directionalize' other protection elements.

- NEG SEQ DIR OC1 OFFSET: This setting specifies the offset impedance used by this protection. The primary application for the offset impedance is to guarantee correct identification of fault direction on series compensated lines (see the Application of Settings chapter for information on how to calculate this setting). In regular applications, the offset impedance ensures proper operation even if the negative-sequence voltage at the relaying point is very small. If this is the intent, the offset impedance shall not be larger than the negative-sequence impedance of the protected circuit. Practically, it shall be several times smaller. The offset impedance shall be entered in secondary ohms. See the Theory of Operation chapter for additional details.
- **NEG SEQ DIR OC1 TYPE:** This setting selects the operating mode for the overcurrent unit of the element. The choices are "Neg Sequence" and "Zero Sequence". In some applications it is advantageous to use a directional negative-sequence overcurrent function instead of a directional zero-sequence overcurrent function as inter-circuit mutual effects are minimized.
- NEG SEQ DIR OC1 POS-SEQ RESTRAINT: This setting controls the amount of the positive-sequence restraint. Set to 0.063 (in "Zero Sequence" mode) or 0.125 (in "Neg Sequence" mode) for backward compatibility with firmware revision 3.40 and older. Set to zero to remove the restraint. Set higher if large system unbalances or poor CT performance are expected.
- **NEG SEQ DIR OC1 FWD ECA:** This setting select the element characteristic angle (ECA) for the forward direction. The element characteristic angle in the reverse direction is the angle set for the forward direction shifted by 180°.
- **NEG SEQ DIR OC1 FWD LIMIT ANGLE:** This setting defines a symmetrical (in both directions from the ECA) limit angle for the forward direction.
- NEG SEQ DIR OC1 FWD PICKUP: This setting defines the pickup level for the overcurrent unit in the forward direction. Upon NEG SEQ DIR OC1 TYPE selection, this pickup threshold applies to zero- or negative-sequence current. When selecting this setting it must be kept in mind that the design uses a 'positive-sequence restraint' technique.
- NEG SEQ DIR OC1 REV LIMIT ANGLE: This setting defines a symmetrical (in both directions from the ECA) limit
 angle for the reverse direction.
- NEG SEQ DIR OC1 REV PICKUP: This setting defines the pickup level for the overcurrent unit in the reverse direction. Upon NEG SEQ DIR OC1 TYPE selection, this pickup threshold applies to zero- or negative-sequence current. When selecting this setting it must be kept in mind that the design uses a 'positive-sequence restraint' technique.





Figure 5–79: NEGATIVE SEQUENCE DIRECTIONAL OC1 SCHEME LOGIC

5.5.12 BREAKER FAILURE

BREAKER FAILURE 1	BF1 FUNCTION: Disabled	Range: Disabled, Enabled
MESSAGE	BF1 MODE: 3-Pole	Range: 3-Pole, 1-Pole
MESSAGE	BF1 SOURCE: SRC 1	Range: SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	BF1 USE AMP SUPV: Yes	Range: Yes, No
MESSAGE	BF1 USE SEAL-IN: Yes	Range: Yes, No
MESSAGE	BF1 3-POLE INITIATE: Off	Range: FlexLogic™ operand
MESSAGE	BF1 BLOCK: Off	Range: FlexLogic™ operand
MESSAGE	BF1 PH AMP SUPV PICKUP: 1.050 pu	Range: 0.001 to 30.000 pu in steps of 0.001
MESSAGE	BF1 N AMP SUPV PICKUP: 1.050 pu	Range: 0.001 to 30.000 pu in steps of 0.007
MESSAGE	BF1 USE TIMER 1: Yes	Range: Yes, No
MESSAGE	BF1 TIMER 1 PICKUP DELAY: 0.000 s	Range: 0.000 to 65.535 s in steps of 0.001
MESSAGE	BF1 USE TIMER 2: Yes	Range: Yes, No
MESSAGE	BF1 TIMER 2 PICKUP DELAY: 0.000 s	Range: 0.000 to 65.535 s in steps of 0.001
MESSAGE	BF1 USE TIMER 3: Yes	Range: Yes, No
MESSAGE	BF1 TIMER 3 PICKUP DELAY: 0.000 s	Range: 0.000 to 65.535 s in steps of 0.001
MESSAGE	BF1 BKR POS1 ¢A/3P: Off	Range: FlexLogic™ operand
MESSAGE	BF1 BKR POS2 ¢A/3P: Off	Range: FlexLogic™ operand
MESSAGE	BF1 BREAKER TEST ON: Off	Range: FlexLogic™ operand
MESSAGE	BF1 PH AMP HISET PICKUP: 1.050 pu	Range: 0.001 to 30.000 pu in steps of 0.00 ⁻
MESSAGE	BF1 N AMP HISET PICKUP: 1.050 pu	Range: 0.001 to 30.000 pu in steps of 0.00 ⁻
MESSAGE	BF1 PH AMP LOSET PICKUP: 1.050 pu	Range: 0.001 to 30.000 pu in steps of 0.00



There are 2 identical Breaker Failure menus available, numbered 1 and 2.

In general, a breaker failure scheme determines that a breaker signaled to trip has not cleared a fault within a definite time, so further tripping action must be performed. Tripping from the breaker failure scheme should trip all breakers, both local and remote, that can supply current to the faulted zone. Usually operation of a breaker failure element will cause clearing of a larger section of the power system than the initial trip. Because breaker failure can result in tripping a large number of breakers and this affects system safety and stability, a very high level of security is required.

Two schemes are provided: one for three-pole tripping only (identified by the name "3BF") and one for three pole plus single-pole operation (identified by the name "1BF"). The philosophy used in these schemes is identical. The operation of a breaker failure element includes three stages: initiation, determination of a breaker failure condition, and output.

INITIATION STAGE:

A FlexLogic[™] operand representing the protection trip signal initially sent to the breaker must be selected to initiate the scheme. The initiating signal should be sealed-in if primary fault detection can reset before the breaker failure timers have finished timing. The seal-in is supervised by current level, so it is reset when the fault is cleared. If desired, an incomplete sequence seal-in reset can be implemented by using the initiating operand to also initiate a FlexLogic[™] timer, set longer than any breaker failure timer, whose output operand is selected to block the breaker failure scheme.

Schemes can be initiated either directly or with current level supervision. It is particularly important in any application to decide if a current-supervised initiate is to be used. The use of a current-supervised initiate results in the breaker failure element not being initiated for a breaker that has very little or no current flowing through it, which may be the case for transformer faults. For those situations where it is required to maintain breaker fail coverage for fault levels below the **BF1 PH AMP SUPV PICKUP** or the **BF1 N AMP SUPV PICKUP** setting, a current supervised initiate should *not* be used. This feature should be utilized for those situations where coordinating margins may be reduced when high speed reclosing is used. Thus, if this choice is made, fault levels must always be above the supervision pickup levels for dependable operation of the breaker fail scheme. This can also occur in breaker-and-a-half or ring bus configurations where the first breaker closes into a fault; the protection trips and attempts to initiate breaker failure for the second breaker, which is in the process of closing, but does not yet have current flowing through it.

When the scheme is initiated, it immediately sends a trip signal to the breaker initially signaled to trip (this feature is usually described as Re-Trip). This reduces the possibility of widespread tripping that results from a declaration of a failed breaker.

DETERMINATION OF A BREAKER FAILURE CONDITION:

The schemes determine a breaker failure condition via three 'paths'. Each of these paths is equipped with a time delay, after which a failed breaker is declared and trip signals are sent to all breakers required to clear the zone. The delayed paths are associated with Breaker Failure Timers 1, 2, and 3, which are intended to have delays increasing with increasing timer numbers. These delayed paths are individually enabled to allow for maximum flexibility.

Timer 1 logic (Early Path) is supervised by a fast-operating breaker auxiliary contact. If the breaker is still closed (as indicated by the auxiliary contact) and fault current is detected after the delay interval, an output is issued. Operation of the breaker auxiliary switch indicates that the breaker has mechanically operated. The continued presence of current indicates that the breaker has failed to interrupt the circuit.

Timer 2 logic (Main Path) is not supervised by a breaker auxiliary contact. If fault current is detected after the delay interval, an output is issued. This path is intended to detect a breaker that opens mechanically but fails to interrupt fault current; the logic therefore does not use a breaker auxiliary contact.

The Timer 1 and 2 paths provide two levels of current supervision, Hi-set and Lo-set, that allow the supervision level to change from a current which flows before a breaker inserts an opening resistor into the faulted circuit to a lower level after resistor insertion. The Hi-set detector is enabled after timeout of Timer 1 or 2, along with a timer that will enable the Lo-set detector after its delay interval. The delay interval between Hi-set and Lo-set is the expected breaker opening time. Both current detectors provide a fast operating time for currents at small multiples of the pickup value. The overcurrent detectors are required to operate after the breaker failure delay interval to eliminate the need for very fast resetting overcurrent detectors.


Timer 3 logic (Slow Path) is supervised by a breaker auxiliary contact and a control switch contact used to indicate that the breaker is in/out of service, disabling this path when the breaker is out of service for maintenance. There is no current level check in this logic as it is intended to detect low magnitude faults and it is therefore the slowest to operate.

OUTPUT:

The outputs from the schemes are:

- FlexLogic[™] operands that report on the operation of portions of the scheme
- FlexLogic[™] operand used to re-trip the protected breaker
- FlexLogic[™] operands that initiate tripping required to clear the faulted zone. The trip output can be sealed-in for an adjustable period.
- Target message indicating a failed breaker has been declared
- Illumination of the faceplate Trip LED (and the Phase A, B or C LED, if applicable)

MAIN PATH SEQUENCE:





The current supervision elements reset in less than 0.7 of a power cycle up to the multiple of pickup of 100 (threshold set at 0.01 of the actual fault current) as shown below.




Figure 5–81: BREAKER FAILURE OVERCURRENT SUPERVISION RESET TIME

SETTINGS:

- **BF1 MODE:** This setting is used to select the breaker failure operating mode: single or three pole.
- **BF1 USE AMP SUPV:** If set to "Yes", the element will only be initiated if current flowing through the breaker is above the supervision pickup level.
- **BF1 USE SEAL-IN:** If set to "Yes", the element will only be sealed-in if current flowing through the breaker is above the supervision pickup level.
- BF1 3-POLE INITIATE: This setting selects the FlexLogic[™] operand that will initiate 3-pole tripping of the breaker.
- **BF1 PH AMP SUPV PICKUP:** This setting is used to set the phase current initiation and seal-in supervision level. Generally this setting should detect the lowest expected fault current on the protected breaker. It can be set as low as necessary (lower than breaker resistor current or lower than load current) - Hiset and Loset current supervision will guarantee correct operation.
- **BF1 N AMP SUPV PICKUP:** This setting is used to set the neutral current initiate and seal-in supervision level. Generally this setting should detect the lowest expected fault current on the protected breaker. Neutral current supervision is used only in the three phase scheme to provide increased sensitivity. This setting is valid only for three-pole tripping schemes.
- BF1 USE TIMER 1: If set to "Yes", the Early Path is operational.
- **BF1 TIMER 1 PICKUP DELAY:** Timer 1 is set to the shortest time required for breaker auxiliary contact Status-1 to open, from the time the initial trip signal is applied to the breaker trip circuit, plus a safety margin.
- BF1 USE TIMER 2: If set to "Yes", the Main Path is operational.
- BF1 TIMER 2 PICKUP DELAY: Timer 2 is set to the expected opening time of the breaker, plus a safety margin. This
 safety margin was historically intended to allow for measuring and timing errors in the breaker failure scheme equipment. In microprocessor relays this time is not significant. In L90 relays, which use a Fourier transform, the calculated
 current magnitude will ramp-down to zero one power frequency cycle after the current is interrupted, and this lag
 should be included in the overall margin duration, as it occurs after current interruption. The Breaker Failure Main Path
 Sequence diagram below shows a margin of two cycles; this interval is considered the minimum appropriate for most
 applications.

Note that in bulk oil circuit breakers, the interrupting time for currents less than 25% of the interrupting rating can be significantly longer than the normal interrupting time.

• BF1 USE TIMER 3: If set to "Yes", the Slow Path is operational.

- **BF1 TIMER 3 PICKUP DELAY:** Timer 3 is set to the same interval as Timer 2, plus an increased safety margin. Because this path is intended to operate only for low level faults, the delay can be in the order of 300 to 500 ms.
- BF1 BKR POS1 ¢A/3P: This setting selects the FlexLogic[™] operand that represents the protected breaker early-type auxiliary switch contact (52/a). When using 1-Pole breaker failure scheme, this operand represents the protected breaker early-type auxiliary switch contact on pole A. This is normally a non-multiplied Form-A contact. The contact may even be adjusted to have the shortest possible operating time.
- BF1 BREAKER TEST ON: This setting is used to select the FlexLogic[™] operand that represents the breaker In-Service/Out-of-Service switch set to the Out-of-Service position.
- **BF1 PH AMP HISET PICKUP:** This setting sets the phase current output supervision level. Generally this setting should detect the lowest expected fault current on the protected breaker, before a breaker opening resistor is inserted.
- BF1 N AMP HISET PICKUP: This setting sets the neutral current output supervision level. Generally this setting
 should detect the lowest expected fault current on the protected breaker, before a breaker opening resistor is inserted.
 Neutral current supervision is used only in the three pole scheme to provide increased sensitivity. This setting is valid
 only for 3-pole breaker failure schemes.
- **BF1 PH AMP LOSET PICKUP:** This setting sets the phase current output supervision level. Generally this setting should detect the lowest expected fault current on the protected breaker, after a breaker opening resistor is inserted (approximately 90% of the resistor current).
- BF1 N AMP LOSET PICKUP: This setting sets the neutral current output supervision level. Generally this setting
 should detect the lowest expected fault current on the protected breaker, after a breaker opening resistor is inserted
 (approximately 90% of the resistor current). This setting is valid only for 3-pole breaker failure schemes.
- BF1 LOSET TIME DELAY: Sets the pickup delay for current detection after opening resistor insertion.
- **BF1 TRIP DROPOUT DELAY:** This setting is used to set the period of time for which the trip output is sealed-in. This timer must be coordinated with the automatic reclosing scheme of the failed breaker, to which the breaker failure element sends a cancel reclosure signal. Reclosure of a remote breaker can also be prevented by holding a Transfer Trip signal on longer than the "reclaim" time.
- BF1 PH A INITIATE / BF1 PH B INITIATE / BF 1 PH C INITIATE: These settings select the FlexLogic[™] operand to initiate phase A, B, or C single-pole tripping of the breaker and the phase A, B, or C portion of the scheme, accordingly. *This setting is only valid for 1-pole breaker failure schemes.*
- BF1 BKR POS1 \\$\phi B\$ / BF1 BKR POS 1 \\$\phi C\$: These settings select the FlexLogic[™] operand to represents the protected breaker early-type auxiliary switch contact on poles B or C, accordingly. This contact is normally a non-multiplied Form-A contact. The contact may even be adjusted to have the shortest possible operating time. This setting is valid only for 1-pole breaker failure schemes.
- BF1 BKR POS2 ¢C: This setting selects the FlexLogic[™] operand that represents the protected breaker normal-type auxiliary switch contact on pole C (52/a). This may be a multiplied contact. For single-pole operation, the scheme has the same overall general concept except that it provides re-tripping of each single pole of the protected breaker. The approach shown in the following single pole tripping diagram uses the initiating information to determine which pole is supposed to trip. The logic is segregated on a per-pole basis. The overcurrent detectors have ganged settings. *This setting is valid only for 1-pole breaker failure schemes*.

Upon operation of the breaker failure element for a single pole trip command, a 3-pole trip command should be given via output operand BKR FAIL 1 TRIP OP.




Figure 5-82: BREAKER FAILURE 1-POLE [INITIATE] (Sheet 1 of 2)






Figure 5-83: BREAKER FAILURE 1-POLE [TIMERS] (Sheet 2 of 2)






5

5.5 GROUPED ELEMENTS

5.5.13 VOLTAGE ELEMENTS

a) MAIN MENU



PATH: SETTINGS ⇔ ⊕ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ⊕ VOLTAGE ELEMENTS

5

These protection elements can be used for a variety of applications such as:

Undervoltage Protection: For voltage sensitive loads, such as induction motors, a drop in voltage increases the drawn current which may cause dangerous overheating in the motor. The undervoltage protection feature can be used to either cause a trip or generate an alarm when the voltage drops below a specified voltage setting for a specified time delay.

Permissive Functions: The undervoltage feature may be used to block the functioning of external devices by operating an output relay when the voltage falls below the specified voltage setting. The undervoltage feature may also be used to block the functioning of other elements through the block feature of those elements.

Source Transfer Schemes: In the event of an undervoltage, a transfer signal may be generated to transfer a load from its normal source to a standby or emergency power source.

The undervoltage elements can be programmed to have a Definite Time delay characteristic. The Definite Time curve operates when the voltage drops below the pickup level for a specified period of time. The time delay is adjustable from 0 to 600.00 seconds in steps of 10 ms. The undervoltage elements can also be programmed to have an inverse time delay characteristic. The undervoltage delay setting defines the family of curves shown below.


$$T = \frac{D}{\left(1 - \frac{V}{V_{pickup}}\right)}$$
where: $T = \text{Operating Time}$
 $D = \text{Undervoltage Delay Setting}$
 $(D = 0.00 \text{ operates instantaneously})$
 $V = \text{Secondary Voltage applied to the relay}$
 $V_{pickup} = \text{Pickup Level}$
At 0% of pickup, the operating time equals the UNDERVOLTAGE DELAY setting.
At 0% of pickup, the operating time equals the UNDERVOLTAGE DELAY setting.
 $D = 0.00 \text{ operates instantaneously}$

Figure 5–86: INVERSE TIME UNDERVOLTAGE CURVES

Ę NO

b) PHASE UNDERVOLTAGE (ANSI 27P)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ♣ VOLTAGE ELEMENTS ⇔ PHASE UNDERVOLTAGE1(2)



This element may be used to give a desired time-delay operating characteristic versus the applied fundamental voltage (phase-to-ground or phase-to-phase for Wye VT connection, or phase-to-phase for Delta VT connection) or as a Definite Time element. The element resets instantaneously if the applied voltage exceeds the dropout voltage. The delay setting selects the minimum operating time of the phase undervoltage. The minimum voltage setting selects the operating voltage below which the element is blocked (a setting of "0" will allow a dead source to be considered a fault condition).






Figure 5–87: PHASE UNDERVOLTAGE1 SCHEME LOGIC

c) PHASE OVERVOLTAGE (ANSI 59P)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ♣ VOLTAGE ELEMENTS ⇔ ♣ PHASE OVERVOLTAGE1



The phase overvoltage element may be used as an instantaneous element with no intentional time delay or as a Definite Time element. The input voltage is the phase-to-phase voltage, either measured directly from Delta-connected VTs or as calculated from phase-to-ground (Wye) connected VTs. The specific voltages to be used for each phase are shown below.



d) NEUTRAL OVERVOLTAGE (ANSI 59N)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ♣ VOLTAGE ELEMENTS ⇔ ♣ NEUTRAL OV1(3)

■ NEUTRAL OV1	NEUTRAL OV1 FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	NEUTRAL OV1 SIGNAL SOURCE: SRC 1	Range:	SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	NEUTRAL OV1 PICKUP: 0.300 pu	Range:	0.000 to 3.000 pu in steps of 0.001
MESSAGE	NEUTRAL OV1 CURVE: Definite time	Range:	Definite time, FlexCurve A, FlexCurve B, FlexCurve C
MESSAGE	NEUTRAL OV1 PICKUP: DELAY: 1.00 s	Range:	0.00 to 600.00 s in steps of 0.01
MESSAGE	NEUTRAL OV1 RESET: DELAY: 1.00 s	Range:	0.00 to 600.00 s in steps of 0.01
MESSAGE	NEUTRAL OV1 BLOCK: Off	Range:	FlexLogic™ operand
MESSAGE	NEUTRAL OV1 TARGET: Self-reset	Range:	Self-reset, Latched, Disabled
MESSAGE	NEUTRAL OV1 EVENTS: Disabled	Range:	Disabled, Enabled

There are three neutral overvoltage elements available. The neutral overvoltage element can be used to detect asymmetrical system voltage condition due to a ground fault or to the loss of one or two phases of the source. The element responds to the system neutral voltage ($3V_0$), calculated from the phase voltages. The nominal secondary voltage of the phase voltage channels entered under **SETTINGS** \Rightarrow **SYSTEM SETUP** \Rightarrow **AC INPUTS** \Rightarrow **VOLTAGE BANK** \Rightarrow **PHASE VT SECONDARY** is the p.u. base used when setting the pickup level.

The Neutral Overvoltage element can provide a time-delayed operating characteristic versus the applied voltage (initialized from FlexCurves A, B, or C) or be used as a definite time element. The **NEUTRAL OV1(3) PICKUP DELAY** setting applies only if the **NEUTRAL OV1(3) CURVE** setting is "Definite time". The source assigned to this element must be configured for a phase VT.

VT errors and normal voltage unbalance must be considered when setting this element. This function requires the VTs to be Wye connected.





Figure 5-89: NEUTRAL OVERVOLTAGE1 SCHEME LOGIC

e) AUXILIARY UNDERVOLTAGE (ANSI 27X)


PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ♣ VOLTAGE ELEMENTS ⇔ ♣ AUXILIARY UV1



This element is intended for monitoring undervoltage conditions of the auxiliary voltage. The **AUX UV1 PICKUP** selects the voltage level at which the time undervoltage element starts timing. The nominal secondary voltage of the auxiliary voltage channel entered under **SETTINGS** \Rightarrow **USITEM SETUP** \Rightarrow **AC INPUTS** \Rightarrow **USITAGE BANK X5** \Rightarrow **USILIARY VT X5 SECONDARY** is the p.u. base used when setting the pickup level.

The AUX UV1 DELAY setting selects the minimum operating time of the auxiliary undervoltage element. Both AUX UV1 PICKUP and AUX UV1 DELAY settings establish the operating curve of the undervoltage element. The auxiliary undervoltage element can be programmed to use either Definite Time Delay or Inverse Time Delay characteristics. The operating characteristics and equations for both Definite and Inverse Time Delay are as for the Phase Undervoltage element.

The element resets instantaneously. The minimum voltage setting selects the operating voltage below which the element is blocked.





f) AUXILIARY OVERVOLTAGE (ANSI 59X)

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ SETTING GROUP 1(6) ⇔ ♣ VOLTAGE ELEMENTS ⇔ ♣ AUXILIARY OV1

<pre>AUXILIARY OV1</pre>	AUX OV1 FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	AUX OV1 SIGNAL SOURCE: SRC 1	Range:	SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	AUX OV1 PICKUP: 0.300 pu	Range:	0.000 to 3.000 pu in steps of 0.001
MESSAGE	AUX OV1 PICKUP DELAY: 1.00 s	Range:	0.00 to 600.00 s in steps of 0.01
MESSAGE	AUX OV1 RESET DELAY: 1.00 s	Range:	0.00 to 600.00 s in steps of 0.01
MESSAGE	AUX OV1 BLOCK: Off	Range:	FlexLogic™ operand
MESSAGE	AUX OV1 TARGET: Self-reset	Range:	Self-reset, Latched, Disabled
MESSAGE	AUX OV1 EVENTS: Disabled	Range:	Disabled, Enabled

This element is intended for monitoring overvoltage conditions of the auxiliary voltage. A typical application for this element is monitoring the zero-sequence voltage (3V_0) supplied from an open-corner-delta VT connection. The nominal secondary voltage of the auxiliary voltage channel entered under SYSTEM SETUP \Rightarrow AC INPUTS $\emptyset \Rightarrow$ VOLTAGE BANK X5 $\emptyset \Rightarrow$ AUXILIARY VT X5 SECONDARY is the p.u. base used when setting the pickup level.





Figure 5–91: AUXILIARY OVERVOLTAGE SCHEME LOGIC

5.5.14 SUPERVISING ELEMENTS


a) MAIN MENU

PATH: SETTINGS ♣ GROUPED ELEMENTS ⇔♣ SETTING GROUP 1(6) ⇔♣ SUPERVISING ELEMENTS



b) DISTURBANCE DETECTOR

PATH: SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ ♣ SETTING GROUP 1(6) ⇔ ♣ SUPERVISING ELEMENTS ⇔ DISTURBANCE DETECTOR



The Disturbance Detector element is an 87L-dedicated sensitive current disturbance detector that is used to detect any disturbance on the protected system. This detector is intended for such functions as trip output supervision and starting oscillography The Disturbance Detector also signals the 87L function that a disturbance (possible fault) occurred and to resize the operating window to remove the pre-fault current. It is essential to have the Disturbance Detector enabled for applications where the 87L operating time is critical.

If the disturbance detector is used to supervise the operation of the 87L function, it is recommended that the 87L Trip logic element be used. The 50DD SV disturbance detector FlexLogic[™] operand must then be assigned to an **87L TRIP SUPV** setting.

The Disturbance Detector function measures the magnitude of the negative sequence current (I_2), the magnitude of the zero sequence current (I_0), the change in negative sequence current (ΔI_2), the change in zero sequence current (ΔI_0), and the change in positive sequence current (ΔI_1). The DD element uses the same source of computing currents as that for the current differential scheme 87L.

The Adaptive Level Detector operates as follows:

- When the absolute level increases above 0.12 pu for I_0 or I_2, the Adaptive Level Detector output is active and the next highest threshold level is increased 8 cycles later from 0.12 to 0.24 pu in steps of 0.02 pu. If the level exceeds 0.24 pu, the current Adaptive Level Detector setting remains at 0.24 pu and the output remains active (as well as the DD output) when the measured value remains above the current setting.
- When the absolute level is decreasing from in range from 0.24 to 0.12 pu, the lower level is set every 8 cycles without the Adaptive Level Detector active. Note that the 50DD output remains inactive during this change as long as the delta change is less than 0.04 pu.

The Delta Level Detectors (ΔI) detectors are designed to pickup for the 0.04 pu change in I_1, I_2, and I_0 currents. The ΔI is measured by comparing the present value to the value calculated 4 cycles earlier.

- DD FUNCTION: This setting is used to enable/disable the operation of the Disturbance Detector.
- **DD NON-CURRENT SUPV**: This setting is used to select a FlexLogic[™] operand which will activate the output of the Disturbance Detector upon events (such as frequency or voltage change) not accompanied by a current change.

5 SETTINGS

- DD CONTROL LOGIC: This setting is used to prevent operation of I_0 and I_2 logic of Disturbance Detector during conditions such as single breaker pole being open which leads to unbalanced load current in single pole tripping schemes. Breaker auxiliary contact can be used for such scheme.
- DD LOGIC SEAL-IN: This setting is used to maintain Disturbance Detector output for such conditions as balanced 3phase fault, low level TOC fault, etc. whenever the Disturbance Detector might reset. Output of the Disturbance Detector will be maintained until the chosen FlexLogic[™] operand resets.

NOTE

The user may disable the **DD EVENTS** setting as the DD element will respond to any current disturbance on the system which may result in filling the events buffer and thus cause the possible loss of any more valuable data.




Figure 5–92: DISTURBANCE DETECTOR SCHEME LOGIC

c) OPEN POLE DETECTOR

 OPEN POLE DETECTOR 	OPEN POLE FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	OPEN POLE BLOCK: Off	Range:	FlexLogic™ operand
MESSAGE	OPEN POLE CURRENT SOURCE: SRC 1	Range:	SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	OPEN POLE CURRENT PKP: 0.20 pu	Range:	0.05 to 20.00 pu in steps of 0.01
MESSAGE	OPEN POLE BROKEN CONDUCTOR: Disabled	Range:	Disabled, Enabled
MESSAGE	OPEN POLE VOLTAGE INPUT: Disabled	Range:	Disabled, Enabled
MESSAGE	OPEN POLE VOLTAGE SOURCE: SRC 1	Range:	SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	OPEN POLE ¢A AUX CO: Off	Range:	FlexLogic™ operand
MESSAGE	OPEN POLE ϕ B AUX CO: Off	Range:	FlexLogic™ operand
MESSAGE	OPEN POLE ϕ C AUX CO: Off	Range:	FlexLogic™ operand
MESSAGE	OPEN POLE PICKUP DELAY: 0.060 s	Range:	0.000 to 65.535 s in steps of 0.001
MESSAGE	OPEN POLE RESET DELAY: 0.100 s	Range:	0.000 to 65.535 s in steps of 0.001
MESSAGE	OPEN POLE TARGET: Self-reset	Range:	Self-reset, Latched, Disabled
MESSAGE	OPEN POLE EVENTS: Disabled	Range:	Disabled, Enabled

The Open Pole Detector logic is designed to detect if any pole of the associated circuit breaker is opened or the conductor is broken on the protected power line and cable. The output FlexLogic[™] operands can be used in three phase and single phase tripping schemes, in reclosing schemes, in blocking some elements (like CT failure) and in signaling or indication schemes. In single-pole tripping schemes, if OPEN POLE flag is set, any other subsequent fault should cause a three-phase trip regardless of fault type.

This element's logic is built on detecting absence of current in one phase during presence of current in other phases. Phases A, B and C breaker auxiliary contacts (if available) are used in addition to make a logic decision for single-pole tripping applications. If voltage input is available, Low Voltage function is used to detect absence of the monitoring voltage in the associated pole of the breaker.

- **OPEN POLE FUNCTION**: This setting is used to Enable/Disable operation of the element.
- OPEN POLE BLOCK: This setting is used to select a FlexLogic[™] operand that blocks operation of the element.
- OPEN POLE CURRENT SOURCE: This setting is used to select the source for the current for the element.
- **OPEN POLE CURRENT PICKUP**: This setting is used to select the pickup value of the phase current. Pickup setting is the minimum of the range and likely to be somewhat above of the charging current of the line.
- OPEN POLE BROKEN CONDUCTOR: This setting enables or disables detection of Broken Conductor or Remote Pole Open conditions.

5 SETTINGS

- OPEN POLE VOLTAGE INPUT: This setting is used to Enable/Disable voltage input in making a logical decision. If line
 VT (not bus VT) is available, voltage input can be set to "Enable".
- **OPEN POLE VOLTAGE SOURCE**: This setting is used to select the source for the voltage for the element.
- OPEN POLE PICKUP DELAY: This setting is used to select the pickup delay of the element.
- OPEN POLE RESET DELAY: This setting is used to select the reset delay of the element. Depending on the particular
 application and whether 1-pole or 3-pole tripping mode is used, this setting should be thoroughly considered. It should
 comprise the reset time of the operating elements it used in conjunction with the breaker opening time and breaker
 auxiliary contacts discrepancy with the main contacts.





Figure 5–93: OPEN POLE DETECTOR SCHEME LOGIC

d) 87L TRIP

PATH: SETTINGS ⇔ I GROUPED ELEMENTS ⇔ I SETTING GROUP 1(6) ⇔ I SUPERVISING E
--



The 87L Trip element must be used to secure the generation of tripping outputs. It is especially recommended for use in all single-pole tripping applications. It provides the user with the capability of maintaining the trip signal while the fault current is still flowing, to choose single-pole or three-pole tripping, to employ the received Direct Transfer Trip signals, to assign supervising trip elements like 50DD, etc. The logic is used to ensure that the relay will:

- trip the faulted phase for a single line to ground fault, as detected by the line differential element
- trip all three phases for any internal multiphase fault
- trip all three phases for a second single line to ground fault during or following a single pole trip cycle

For maximum security, it is recommended the Disturbance Detector (plus other elements if required) be assigned to see a change in system status before a trip output is permitted. This ensures the relay will not issue a trip signal as a result of incorrect settings, incorrect manipulations with a relay, or inter-relay communications problems (for example, extremely noisy channels). The Open Pole Detector provides forcing of three-pole tripping for sequential faults and close-onto-fault if desired. The Open Pole Detector feature must be employed and adequately programmed for proper operation of this feature. The 87L TRIP 1P OP and 87L TRIP 3P OP operands are provided to initiate single-pole or three-pole autoreclosing.




If DTT is not required to cause the 87L Trip scheme to operate, it should be disabled at the remote relay via the ETTINGS $\Rightarrow \oplus$ GROUPED ELEMENTS \Rightarrow SETTING GROUP 1(6) $\Rightarrow \oplus$ LINE DIFFERENTIAL ELEMENTS $\Rightarrow \oplus$ CURRENT DIFFERENTIAL MENU.

- 87L TRIP FUNCTION: This setting is used to enable/disable the element.
- 87L TRIP SOURCE: This setting is used to assign a source for seal-in function.
- 87L TRIP MODE: This setting is used to select either three-pole or single-pole mode of operation.
- 87L TRIP SUPV: This setting is used to assign a trip supervising element. The 50DD SV FlexLogic[™] operand is recommended (the element has to be enabled); otherwise, elements like instantaneous overcurrent, distance, etc. can be used.

5 SETTINGS

- 87L TRIP SEAL-IN: This setting is used to enable/disable seal-in of the trip signal by measurement of the current flowing.
- 87L TRIP SEAL-IN PICKUP: This setting is used to select a pickup setting of the current seal-in function.






5.6.1 OVERVIEW

Control elements are generally used for control rather than protection. See the *Introduction to Elements* section at the beginning of this chapter for further information.

5.6.2 SETTING GROUPS



PATH: SETTINGS ⇔ ^① CONTROL ELEMENTS ⇒ SETTINGS GROUPS

The Setting Groups menu controls the activation/deactivation of up to six possible groups of settings in the **GROUPED ELE-MENTS** settings menu. The faceplate 'Settings In Use' LEDs indicate which active group (with a non-flashing energized LED) is in service.

The **SETTING GROUPS BLK** setting prevents the active setting group from changing when the FlexLogic[™] parameter is set to "On". This can be useful in applications where it is undesirable to change the settings under certain conditions, such as the breaker being open.

Each **GROUP n ACTIVATE ON** setting selects a FlexLogic[™] operand which, when set, will make the particular setting group active for use by any grouped element. A priority scheme ensures that only one group is active at a given time – the high-est-numbered group which is activated by its **GROUP n ACTIVATE ON** parameter takes priority over the lower-numbered groups. There is no "activate on" setting for Group 1 (the default active group), because Group 1 automatically becomes active if no other group is active.

The **SETTING GROUP 1(6) NAME** settings allows to user to assign a name to each of the six settings groups. Once programmed, this name will appear on the second line of the **GROUPED ELEMENTS** ⇒ **SETTING GROUP 1(6)** menu display.

The relay can be set up via a FlexLogic[™] equation to receive requests to activate or de-activate a particular non-default settings group. The following FlexLogic[™] equation (see the figure below) illustrates requests via remote communications (e.g. VIRTUAL INPUT 1) or from a local contact input (e.g. H7a) to initiate the use of a particular settings group, and requests from several overcurrent pickup measuring elements to inhibit the use of the particular settings group. The assigned VIR-TUAL OUTPUT 1 operand is used to control the "On" state of a particular settings group.




Figure 5–95: EXAMPLE FLEXLOGIC™ CONTROL OF A SETTINGS GROUP

5.6.3 SELECTOR SWITCH

PATH: SETTINGS \Rightarrow \bigcirc CONTROL ELEMENTS \Rightarrow \bigcirc SELECTOR SWITCH \Rightarrow SELECTOR SWITCH 1(2)

■ SELECTOR SWITCH 1	SELECTOR 1 FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	SELECTOR 1 FULL RANGE: 7	Range:	1 to 7 in steps of 1
MESSAGE	SELECTOR 1 TIME-OUT: 5.0 s	Range:	3.0 to 60.0 s in steps of 0.1
MESSAGE	SELECTOR 1 STEP-UP: Off	Range:	FlexLogic™ operand
MESSAGE	SELECTOR 1 STEP-UP MODE: Time-out	Range:	Time-out, Acknowledge
MESSAGE	SELECTOR 1 ACK: Off	Range:	FlexLogic™ operand
MESSAGE	SELECTOR 1 3BIT A0: Off	Range:	FlexLogic™ operand
MESSAGE	SELECTOR 1 3BIT A1: Off	Range:	FlexLogic™ operand
MESSAGE	SELECTOR 1 3BIT A2: Off	Range:	FlexLogic™ operand
MESSAGE	SELECTOR 1 3BIT MODE: Time-out	Range:	Time-out, Acknowledge
MESSAGE	SELECTOR 1 3BIT ACK: Off	Range:	FlexLogic™ operand
MESSAGE	SELECTOR 1 POWER-UP MODE: Restore	Range:	Restore, Synchronize, Sync/Restore
MESSAGE	SELECTOR 1 TARGETS: Self-reset	Range:	Self-reset, Latched, Disabled
MESSAGE	SELECTOR 1 EVENTS: Disabled	Range:	Disabled, Enabled

The Selector Switch element is intended to replace a mechanical selector switch. Typical applications include setting group control or control of multiple logic sub-circuits in user-programmable logic.

The element provides for two control inputs. The step-up control allows stepping through selector position one step at a time with each pulse of the control input, such as a user-programmable pushbutton. The 3-bit control input allows setting the selector to the position defined by a 3-bit word.

The element allows pre-selecting a new position without applying it. The pre-selected position gets applied either after timeout or upon acknowledgement via separate inputs (user setting). The selector position is stored in non-volatile memory. Upon power-up, either the previous position is restored or the relay synchronizes to the current 3-bit word (user setting). Basic alarm functionality alerts the user under abnormal conditions; e.g. the 3-bit control input being out of range.

- SELECTOR 1 FULL RANGE: This setting defines the upper position of the selector. When stepping up through available positions of the selector, the upper position wraps up to the lower position (Position 1). When using a direct 3-bit control word for programming the selector to a desired position, the change would take place only if the control word is within the range of 1 to the SELECTOR FULL RANGE. If the control word is outside the range, an alarm is established by setting the SELECTOR ALARM FlexLogic[™] operand for 3 seconds.
- SELECTOR 1 TIME-OUT: This setting defines the time-out period for the selector. This value is used by the relay in the following two ways. When the SELECTOR STEP-UP MODE is "Time-out", the setting specifies the required period of inactivity of the control input after which the pre-selected position is automatically applied. When the SELECTOR STEP-UP MODE is "Acknowledge", the setting specifies the period of time for the acknowledging input to appear. The timer is re-started by any activity of the control input. The acknowledging input must come before the SELECTOR 1 TIME-OUT timer expires; otherwise, the change will not take place and an alarm will be set.
- SELECTOR 1 STEP-UP: This setting specifies a control input for the selector switch. The switch is shifted to a new position at each rising edge of this signal. The position changes incrementally, wrapping up from the last (SELECTOR 1 FULL RANGE) to the first (Position 1). Consecutive pulses of this control operand must not occur faster than every 50 ms. After each rising edge of the assigned operand, the time-out timer is restarted and the SELECTOR SWITCH 1: POS Z CHNG INITIATED target message is displayed, where Z the pre-selected position. The message is displayed for the time specified by the FLASH MESSAGE TIME setting. The pre-selected position is applied after the selector times out ("Time-out" mode), or when the acknowledging signal appears before the element times out ("Acknowledge" mode). When the new position is applied, the relay displays the SELECTOR SWITCH 1: POSITION Z IN USE message. Typically, a user-programmable pushbutton is configured as the stepping up control input.
- SELECTOR 1 STEP-UP MODE: This setting defines the selector mode of operation. When set to "Time-out", the selector will change its position after a pre-defined period of inactivity at the control input. The change is automatic and does not require any explicit confirmation of the intent to change the selector's position. When set to "Acknowledge", the selector will change its position only after the intent is confirmed through a separate acknowledging signal. If the acknowledging signal does not appear within a pre-defined period of time, the selector does not accept the change and an alarm is established by setting the SELECTOR STP ALARM output FlexLogic[™] operand for 3 seconds.
- SELECTOR 1 ACK: This setting specifies an acknowledging input for the stepping up control input. The pre-selected position is applied on the rising edge of the assigned operand. This setting is active only under "Acknowledge" mode of operation. The acknowledging signal must appear within the time defined by the SELECTOR 1 TIME-OUT setting after the last activity of the control input. A user-programmable pushbutton is typically configured as the acknowledging input.
- SELECTOR 1 3BIT A0, A1, and A2: These settings specify a 3-bit control input of the selector. The 3-bit control word pre-selects the position using the following encoding convention:

A2	A1	A0	POSITION
0	0	0	rest
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

5

The "rest" position (0, 0, 0) does not generate an action and is intended for situations when the device generating the 3-bit control word is having a problem. When **SELECTOR 1 3BIT MODE** is "Time-out", the pre-selected position is applied in **SELECTOR 1 TIME-OUT** seconds after the last activity of the 3-bit input. When **SELECTOR 1 3BIT MODE** is "Acknowledge", the pre-selected position is applied on the rising edge of the **SELECTOR 1 3BIT ACK** acknowledging input.

The stepping up control input (SELECTOR 1 STEP-UP) and the 3-bit control inputs (SELECTOR 1 3BIT A0 through A2) lockout mutually: once the stepping up sequence is initiated, the 3-bit control input is inactive; once the 3-bit control sequence is initiated, the stepping up input is inactive.

- SELECTOR 1 3BIT MODE: This setting defines the selector mode of operation. When set to "Time-out", the selector changes its position after a pre-defined period of inactivity at the control input. The change is automatic and does not require explicit confirmation to change the selector position. When set to "Acknowledge", the selector changes its position only after confirmation via a separate acknowledging signal. If the acknowledging signal does not appear within a pre-defined period of time, the selector rejects the change and an alarm established by invoking the SELECTOR BIT ALARM FlexLogic[™] operand for 3 seconds.
- SELECTOR 1 3BIT ACK: This setting specifies an acknowledging input for the 3-bit control input. The pre-selected position is applied on the rising edge of the assigned FlexLogic[™] operand. This setting is active only under the "Acknowledge" mode of operation. The acknowledging signal must appear within the time defined by the SELECTOR TIME-OUT setting after the last activity of the 3-bit control inputs. Note that the stepping up control input and 3-bit control input have independent acknowledging signals (SELECTOR 1 ACK and SELECTOR 1 3BIT ACK, accordingly).
- SELECTOR 1 POWER-UP MODE: This setting specifies the element behavior on power up of the relay.

When set to "Restore", the last position of the selector (stored in the non-volatile memory) is restored after powering up the relay. If the position restored from memory is out of range, position 0 (no output operand selected) is applied and an alarm is set (SELECTOR 1 PWR ALARM).

When set to "Synchronize" selector switch acts as follows. For two power cycles, the selector applies position 0 to the switch and activates SELECTOR 1 PWR ALARM. After two power cycles expire, the selector synchronizes to the position dictated by the 3-bit control input. This operation does not wait for time-out or the acknowledging input. When the synchronization attempt is unsuccessful (i.e., the 3-bit input is not available (0,0,0) or out of range) then the selector switch output is set to position 0 (no output operand selected) and an alarm is established (SELECTOR 1 PWR ALARM).

The operation of "Synch/Restore" mode is similar to the "Synchronize" mode. The only difference is that after an unsuccessful synchronization attempt, the switch will attempt to restore the position stored in the relay memory. The "Synch/Restore" mode is useful for applications where the selector switch is employed to change the setting group in redundant (two relay) protection schemes.

EVENT NAME	DESCRIPTION
SELECTOR 1 POS Z	Selector 1 changed its position to Z.
SELECTOR 1 STP ALARM	The selector position pre-selected via the stepping up control input has not been confirmed before the time out.
SELECTOR 1 BIT ALARM	The selector position pre-selected via the 3-bit control input has not been confirmed before the time out.

• SELECTOR 1 EVENTS: If enabled, the following events are logged:

The following figures illustrate the operation of the Selector Switch. In these diagrams, "T" represents a time-out setting.




Figure 5–96: TIME-OUT MODE

GE Multilin

	pre-existing position 2	changed to 4 with a pushbutton	changed to 1 with a 3-bit input	changed to 2 with a pushbutton		
	>	• •	▲ ►	4		
STEP-UP						
ACK				□		
3BIT A0						
-3BIT A1						
3BIT A2						
3BIT ACK						
POS 1						
POS 2						
POS 3						
POS 4						
POS 5						
POS 6						
POS 7						
BIT 0						
- BIT 1						
BIT 2						
STPALARM						
BITALARM					I	
ALARM						
					842	2736A1.CDR

Figure 5–97: ACKNOWLEDGE MODE

5

APPLICATION EXAMPLE

Consider an application where the selector switch is used to control Setting Groups 1 through 4 in the relay. The setting groups are to be controlled from both User-Programmable Pushbutton 1 and from an external device via Contact Inputs 1 through 3. The active setting group shall be available as an encoded 3-bit word to the external device and SCADA via output contacts 1 through 3. The pre-selected setting group shall be applied automatically after 5 seconds of inactivity of the control inputs. When the relay powers up, it should synchronize the setting group to the 3-bit control input.

Make the following changes to Setting Group Control in the SETTINGS ⇒ ⊕ CONTROL ELEMENTS ⇒ SETTING GROUPS menu:

SETTING GROUPS FUNCTION: "Enabled" SETTING GROUPS BLK: "Off" GROUP 2 ACTIVATE ON: "SELECTOR 1 POS 2" GROUP 3 ACTIVATE ON: "SELECTOR 1 POS 3" GROUP 4 ACTIVATE ON: "SELECTOR 1 POS 4" GROUP 5 ACTIVATE ON: "Off" GROUP 6 ACTIVATE ON: "Off"

Make the following changes to Selector Switch element in the SETTINGS \Rightarrow \bigcirc CONTROL ELEMENTS \Rightarrow \bigcirc SELECTOR SWITCH \Rightarrow SELECTOR SWITCH 1 menu to assign control to User Programmable Pushbutton 1 and Contact Inputs 1 through 3:

SELECTOR 1 FUNCTION: "Enabled" SELECTOR 1 FULL-RANGE: "4" SELECTOR 1 STEP-UP MODE: "Time-out" SELECTOR 1 TIME-OUT: "5.0 s" SELECTOR 1 STEP-UP: "PUSHBUTTON 1 ON" SELECTOR 1 ACK: "Off" SELECTOR 1 3BIT A0: "CONT IP 1 ON" SELECTOR 1 3BIT A1: "CONT IP 2 ON" SELECTOR 1 3BIT A2: "CONT IP 3 ON" SELECTOR 1 3BIT MODE: "Time-out" SELECTOR 1 3BIT ACK: "Off" SELECTOR 1 POWER-UP MODE: "Synchronize"

Now, assign the contact output operation (assume the H6E module) to the Selector Switch element by making the following changes in the SETTINGS \Rightarrow INPUTS/OUTPUTS \Rightarrow CONTACT OUTPUTS menu:

OUTPUT H1 OPERATE: "SELECTOR 1 BIT 0" OUTPUT H2 OPERATE: "SELECTOR 1 BIT 1" OUTPUT H3 OPERATE: "SELECTOR 1 BIT 2"

Finally, assign configure User-Programmable Pushbutton 1 by making the following changes in the SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow USER-PROGRAMMABLE PUSHBUTTONS \Rightarrow USER PUSHBUTTON 1 menu:

PUSHBUTTON 1 FUNCTION: "Self-reset" PUSHBUTTON 1 DROP-OUT TIME: "0.10 s"

The logic for the selector switch is shown below:




Figure 5–98: SELECTOR SWITCH LOGIC

5.6.4 SYNCHROCHECK

SYNCHROCHECK 1	SYNCHK1 FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	SYNCHK1 BLOCK: Off	Range:	FlexLogic™ operand
MESSAGE	SYNCHK1 V1 SOURCE: SRC 1	Range:	SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	SYNCHK1 V2 SOURCE: SRC 2	Range:	SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	SYNCHK1 MAX VOLT DIFF: 10000 V	Range:	0 to 400000 V in steps of 1
MESSAGE	SYNCHK1 MAX ANGLE DIFF: 30°	Range:	0 to 100° in steps of 1
MESSAGE	SYNCHK1 MAX FREQ DIFF: 1.00 Hz	Range:	0.00 to 2.00 Hz in steps of 0.01
MESSAGE	SYNCHK1 MAX FREQ HYSTERESIS: 0.06 Hz	Range:	0.00 to 0.10 Hz in steps of 0.01
MESSAGE	SYNCHK1 DEAD SOURCE SELECT: LV1 and DV2	Range:	None, LV1 and DV2, DV1 and LV2, DV1 or DV2, DV1 Xor DV2, DV1 and DV2
MESSAGE	SYNCHK1 DEAD V1 MAX VOLT: 0.30 pu	Range:	0.00 to 1.25 pu in steps of 0.01
MESSAGE	SYNCHK1 DEAD V2 MAX VOLT: 0.30 pu	Range:	0.00 to 1.25 pu in steps of 0.01
MESSAGE	SYNCHK1 LIVE V1 MIN VOLT: 0.70 pu	Range:	0.00 to 1.25 pu in steps of 0.01
MESSAGE	SYNCHK1 LIVE V2 MIN VOLT: 0.70 pu	Range:	0.00 to 1.25 pu in steps of 0.01
MESSAGE	SYNCHK1 TARGET: Self-reset	Range:	Self-reset, Latched, Disabled
MESSAGE	SYNCHK1 EVENTS: Disabled	Range:	Disabled, Enabled

PATH: SETTINGS ⇔ ⊕ CONTROL ELEMENTS ⇔ ⊕ SYNCHROCHECK ⇒ SYNCHROCHECK 1(2)

The are two identical synchrocheck elements available, numbered 1 and 2.

The synchronism check function is intended for supervising the paralleling of two parts of a system which are to be joined by the closure of a circuit breaker. The synchrocheck elements are typically used at locations where the two parts of the system are interconnected through at least one other point in the system.

Synchrocheck verifies that the voltages (V1 and V2) on the two sides of the supervised circuit breaker are within set limits of magnitude, angle and frequency differences. The time that the two voltages remain within the admissible angle difference is determined by the setting of the phase angle difference $\Delta \Phi$ and the frequency difference ΔF (slip frequency). It can be defined as the time it would take the voltage phasor V1 or V2 to traverse an angle equal to $2 \times \Delta \Phi$ at a frequency equal to the frequency difference ΔF . This time can be calculated by:

$$T = \frac{1}{\frac{360^{\circ}}{2 \times \Delta \Phi} \times \Delta F}$$
 (EQ 5.22)

where: $\Delta \Phi$ = phase angle difference in degrees; ΔF = frequency difference in Hz.

5

5.6 CONTROL ELEMENTS

As an example; for the default values ($\Delta \Phi = 30^\circ$, $\Delta F = 0.1$ Hz), the time while the angle between the two voltages will be less than the set value is:

$$T = \frac{1}{\frac{360^{\circ}}{2 \times \Delta \Phi} \times \Delta F} = \frac{1}{\frac{360^{\circ}}{2 \times 30^{\circ}} \times 0.1 \text{ Hz}} = 1.66 \text{ sec.}$$
(EQ 5.23)

If one or both sources are de-energized, the synchrocheck programming can allow for closing of the circuit breaker using undervoltage control to by-pass the synchrocheck measurements (Dead Source function).

- SYNCHK1 V1 SOURCE: This setting selects the source for voltage V1 (see NOTES below).
- SYNCHK1 V2 SOURCE: This setting selects the source for voltage V2, which must not be the same as used for the V1 (see NOTES below).
- SYNCHK1 MAX VOLT DIFF: This setting selects the maximum primary voltage difference in 'kV' between the two sources. A primary voltage magnitude difference between the two input voltages below this value is within the permissible limit for synchronism.
- SYNCHK1 MAX ANGLE DIFF: This setting selects the maximum angular difference in degrees between the two sources. An angular difference between the two input voltage phasors below this value is within the permissible limit for synchronism.
- SYNCHK1 MAX FREQ DIFF: This setting selects the maximum frequency difference in 'Hz' between the two sources. A frequency difference between the two input voltage systems below this value is within the permissible limit for synchronism.
- SYNCHK1 MAX FREQ HYSTERESIS: This setting specifies the required hysteresis for the maximum frequency difference of the maximum frequency difference becomes lower than SYNCHK1 MAX FREQ DIFF. Once the Synchrocheck element has operated, the frequency difference must increase above the SYNCHK1 MAX FREQ DIFF + SYNCHK1 MAX FREQ HYSTERESIS sum to drop out (assuming the other two conditions, voltage and angle, remain satisfied).
- SYNCHK1 DEAD SOURCE SELECT: This setting selects the combination of dead and live sources that will by-pass synchronism check function and permit the breaker to be closed when one or both of the two voltages (V1 or/and V2) are below the maximum voltage threshold. A dead or live source is declared by monitoring the voltage level. Six options are available:

None:	Dead Source function is disabled
LV1 and DV2:	Live V1 and Dead V2
DV1 and LV2:	Dead V1 and Live V2
DV1 or DV2:	Dead V1 or Dead V2
DV1 Xor DV2:	Dead V1 exclusive-or Dead V2 (one source is Dead and the other is Live)
DV1 and DV2:	Dead V1 and Dead V2

- SYNCHK1 DEAD V1 MAX VOLT: This setting establishes a maximum voltage magnitude for V1 in 1 'pu'. Below this
 magnitude, the V1 voltage input used for synchrocheck will be considered "Dead" or de-energized.
- SYNCHK1 DEAD V2 MAX VOLT: This setting establishes a maximum voltage magnitude for V2 in 'pu'. Below this
 magnitude, the V2 voltage input used for synchrocheck will be considered "Dead" or de-energized.
- SYNCHK1 LIVE V1 MIN VOLT: This setting establishes a minimum voltage magnitude for V1 in 'pu'. Above this magnitude, the V1 voltage input used for synchrocheck will be considered "Live" or energized.
- SYNCHK1 LIVE V2 MIN VOLT: This setting establishes a minimum voltage magnitude for V2 in 'pu'. Above this magnitude, the V2 voltage input used for synchrocheck will be considered "Live" or energized.

NOTES ON THE SYNCHROCHECK FUNCTION:

1. The selected sources for synchrocheck inputs V1 and V2 (which must not be the same source) may include both a three-phase and an auxiliary voltage. The relay will automatically select the specific voltages to be used by the synchrocheck element in accordance with the following table.

NO.	V1 OR V2 (SOURCE Y)	V2 OR V1 (SOURCE Z)	AUTO-SELECTED COMBINATION		AUTO-SELECTED VOLTAGE
			SOURCE Y	SOURCE Z	
1	Phase VTs and Auxiliary VT	Phase VTs and Auxiliary VT	Phase	Phase	VAB
2	Phase VTs and Auxiliary VT	Phase VT	Phase	Phase	VAB
3	Phase VT	Phase VT	Phase	Phase	VAB
4	Phase VT and Auxiliary VT	Auxiliary VT	Phase	Auxiliary	V auxiliary (as set for Source z)
5	Auxiliary VT	Auxiliary VT	Auxiliary	Auxiliary	V auxiliary (as set for selected sources)

The voltages V1 and V2 will be matched automatically so that the corresponding voltages from the two sources will be used to measure conditions. A phase to phase voltage will be used if available in both sources; if one or both of the Sources have only an auxiliary voltage, this voltage will be used. For example, if an auxiliary voltage is programmed to VAG, the synchrocheck element will automatically select VAG from the other source. If the comparison is required on a specific voltage, the user can externally connect that specific voltage to auxiliary voltage terminals and then use this "Auxiliary Voltage" to check the synchronism conditions.

If using a single CT/VT module with both phase voltages and an auxiliary voltage, ensure that <u>only</u> the auxiliary voltage is programmed in one of the sources to be used for synchrocheck.



Exception: Synchronism cannot be checked between Delta connected phase VTs and a Wye connected auxiliary voltage.

2. The relay measures frequency and Volts/Hz from an input on a given source with priorities as established by the configuration of input channels to the source. The relay will use the phase channel of a three-phase set of voltages if programmed as part of that source. The relay will use the auxiliary voltage channel only if that channel is programmed as part of the Source and a three-phase set is not.

5.6 CONTROL ELEMENTS




Figure 5–99: SYNCHROCHECK SCHEME LOGIC

5-170

5

5.6.5 DIGITAL ELEMENTS

■ DIGITAL ELEMENT 1 ■	DIGITAL ELEMENT 1 FUNCTION: Disabled	Range: Disabled, Enabled
MESSAGE	DIG ELEM 1 NAME: Dig Element 1	Range: 16 alphanumeric characters
MESSAGE	DIG ELEM 1 INPUT: Off	Range: FlexLogic™ operand
MESSAGE	DIG ELEM 1 PICKUP DELAY: 0.000 s	Range: 0.000 to 999999.999 s in steps of 0.001
MESSAGE	DIG ELEM 1 RESET DELAY: 0.000 s	Range: 0.000 to 999999.999 s in steps of 0.001
MESSAGE	DIG ELEMENT 1 PICKUP LED: Enabled	Range: Disabled, Enabled
MESSAGE	DIG ELEM 1 BLOCK: Off	Range: FlexLogic™ operand
MESSAGE	DIGITAL ELEMENT 1 TARGET: Self-reset	Range: Self-reset, Latched, Disabled
MESSAGE	DIGITAL ELEMENT 1 EVENTS: Disabled	Range: Disabled, Enabled

PATH: SETTINGS ⇔ ♣ CONTROL ELEMENTS ⇔ ♣ DIGITAL ELEMENTS ⇔ DIGITAL ELEMENT 1(48)

There are 48 identical digital elements available, numbered 1 to 48. A digital element can monitor any FlexLogic[™] operand and present a target message and/or enable events recording depending on the output operand state. The digital element settings include a name which will be referenced in any target message, a blocking input from any selected FlexLogic[™] operand, and a timer for pickup and reset delays for the output operand.

- DIGITAL ELEMENT 1 INPUT: Selects a FlexLogic[™] operand to be monitored by the digital element.
- DIGITAL ELEMENT 1 PICKUP DELAY: Sets the time delay to pickup. If a pickup delay is not required, set to "0".
- DIGITAL ELEMENT 1 RESET DELAY: Sets the time delay to reset. If a reset delay is not required, set to "0".
- DIGITAL ELEMENT 1 PICKUP LED: This setting enables or disabled the digital element pickup LED. When set to "Disabled", the operation of the pickup LED is blocked.




Figure 5–100: DIGITAL ELEMENT SCHEME LOGIC

CIRCUIT MONITORING APPLICATIONS:

Some versions of the digital input modules include an active voltage monitor circuit connected across Form-A contacts. The voltage monitor circuit limits the trickle current through the output circuit (see technical specifications for Form-A).


5.6 CONTROL ELEMENTS

As long as the current through the Voltage Monitor is above a threshold (see technical specifications for Form-A), the Flex-Logic[™] operand "Cont Op # VOn" will be set (# represents the output contact number). If the output circuit has a high resistance or the DC current is interrupted, the trickle current will drop below the threshold and the FlexLogic[™] operand "Cont Op # VOff" will be set. Consequently, the state of these operands can be used as indicators of the integrity of the circuits in which Form-A contacts are inserted.

EXAMPLE 1: BREAKER TRIP CIRCUIT INTEGRITY MONITORING


In many applications it is desired to monitor the breaker trip circuit integrity so problems can be detected before a trip operation is required. The circuit is considered to be healthy when the voltage monitor connected across the trip output contact detects a low level of current, well below the operating current of the breaker trip coil. If the circuit presents a high resistance, the trickle current will fall below the monitor threshold and an alarm would be declared.

In most breaker control circuits, the trip coil is connected in series with a breaker auxiliary contact which is open when the breaker is open (see diagram below). To prevent unwanted alarms in this situation, the trip circuit monitoring logic must include the breaker position.





Assume the output contact H1 is a trip contact. Using the contact output settings, this output will be given an ID name, e.g. "Cont Op 1". Assume a 52a breaker auxiliary contact is connected to contact input H7a to monitor breaker status. Using the contact input settings, this input will be given an ID name, e.g. "Cont Ip 1" and will be set "On" when the breaker is closed. Using Digital Element 1 to monitor the breaker trip circuit, the settings will be:






The PICKUP DELAY setting should be greater than the operating time of the breaker to avoid nuisance alarms.

EXAMPLE 2: BREAKER TRIP CIRCUIT INTEGRITY MONITORING

If it is required to monitor the trip circuit continuously, independent of the breaker position (open or closed), a method to maintain the monitoring current flow through the trip circuit when the breaker is open must be provided (as shown in the figure below). This can be achieved by connecting a suitable resistor (see figure below) across the auxiliary contact in the trip circuit. In this case, it is not required to supervise the monitoring circuit with the breaker position - the BLOCK setting is selected to "Off". In this case, the settings will be:



POWER SUPPLY (V DC)	RESISTANCE (OHMS)	POWER (WATTS)
24	1000	2
30	5000	2
48	10000	2
110	25000	5
125	25000	5
250	50000	5

Figure 5–102: TRIP CIRCUIT EXAMPLE 2

5.6.6 DIGITAL COUNTERS


COUNTER 1	COUNTER 1 FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	COUNTER 1 NAME: Counter 1	Range:	12 alphanumeric characters
MESSAGE	COUNTER 1 UNITS:	Range:	6 alphanumeric characters
MESSAGE	COUNTER 1 PRESET: 0	Range:	-2,147,483,648 to +2,147,483,647
MESSAGE	COUNTER 1 COMPARE: 0	Range:	-2,147,483,648 to +2,147,483,647
MESSAGE	COUNTER 1 UP: Off	Range:	FlexLogic [™] operand
MESSAGE	COUNTER 1 DOWN: Off	Range:	FlexLogic [™] operand
MESSAGE	COUNTER 1 BLOCK: Off	Range:	FlexLogic [™] operand
MESSAGE	CNT1 SET TO PRESET: Off	Range:	FlexLogic [™] operand
MESSAGE	COUNTER 1 RESET: Off	Range:	FlexLogic [™] operand
MESSAGE	COUNT1 FREEZE/RESET: Off	Range:	FlexLogic [™] operand
MESSAGE	COUNT1 FREEZE/COUNT: Off	Range:	FlexLogic [™] operand

PATH: SETTINGS ⇔ ^① CONTROL ELEMENTS ⇒ ^① DIGITAL COUNTERS ⇒ COUNTER 1(8)

There are 8 identical digital counters, numbered from 1 to 8. A digital counter counts the number of state transitions from Logic 0 to Logic 1. The counter is used to count operations such as the pickups of an element, the changes of state of an external contact (e.g. breaker auxiliary switch), or pulses from a watt-hour meter.

- **COUNTER 1 UNITS:** Assigns a label to identify the unit of measure pertaining to the digital transitions to be counted. The units label will appear in the corresponding actual values status.
- **COUNTER 1 PRESET:** Sets the count to a required preset value before counting operations begin, as in the case where a substitute relay is to be installed in place of an in-service relay, or while the counter is running.
- COUNTER 1 COMPARE: Sets the value to which the accumulated count value is compared. Three FlexLogic[™] output
 operands are provided to indicate if the present value is 'more than (HI)', 'equal to (EQL)', or 'less than (LO)' the set
 value.
- **COUNTER 1 UP:** Selects the FlexLogic[™] operand for incrementing the counter. If an enabled UP input is received when the accumulated value is at the limit of +2,147,483,647 counts, the counter will rollover to -2,147,483,648.
- **COUNTER 1 DOWN:** Selects the FlexLogic[™] operand for decrementing the counter. If an enabled DOWN input is received when the accumulated value is at the limit of -2,147,483,648 counts, the counter will rollover to +2,147,483,647.
- **COUNTER 1 BLOCK:** Selects the FlexLogic[™] operand for blocking the counting operation. All counter operands are blocked.

- **CNT1 SET TO PRESET:** Selects the FlexLogic[™] operand used to set the count to the preset value. The counter will be set to the preset value in the following situations:
 - 1. When the counter is enabled and the **CNT1 SET TO PRESET** operand has the value 1 (when the counter is enabled and **CNT1 SET TO PRESET** operand is 0, the counter will be set to 0).
 - 2. When the counter is running and the CNT1 SET TO PRESET operand changes the state from 0 to 1 (CNT1 SET TO PRESET changing from 1 to 0 while the counter is running has no effect on the count).
 - 3. When a reset or reset/freeze command is sent to the counter and the CNT1 SET TO PRESET operand has the value 1 (when a reset or reset/freeze command is sent to the counter and the CNT1 SET TO PRESET operand has the value 0, the counter will be set to 0).
- **COUNTER 1 RESET:** Selects the FlexLogic[™] operand for setting the count to either "0" or the preset value depending on the state of the **CNT1 SET TO PRESET** operand.
- **COUNTER 1 FREEZE/RESET:** Selects the FlexLogic[™] operand for capturing (freezing) the accumulated count value into a separate register with the date and time of the operation, and resetting the count to "0".
- COUNTER 1 FREEZE/COUNT: Selects the FlexLogic[™] operand for capturing (freezing) the accumulated count value into a separate register with the date and time of the operation, and continuing counting. The present accumulated value and captured frozen value with the associated date/time stamp are available as actual values. If control power is interrupted, the accumulated and frozen values are saved into non-volatile memory during the power down operation.






5.6.7 MONITORING ELEMENTS

a) MAIN MENU

PATH: SETTINGS $\Rightarrow 0$ CONTROL ELEMENTS $\Rightarrow 0$ MONITORING ELEMENTS



b) BREAKER ARCING CURRENT

PATH: SETTINGS ⇔ ⊕ CONTROL ELEMENTS ⇔ ⊕ MONITORING ELEMENTS ⇔ BREAKER 1(4) ARCING CURRENT

BREAKER 1ARCING CURRENT	BKR 1 ARC AMP FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	BKR 1 ARC AMP SOURCE: SRC 1	Range:	SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	BKR 1 ARC AMP INT-A: Off	Range:	FlexLogic™ operand
MESSAGE	BKR 1 ARC AMP INT-B: Off	Range:	FlexLogic™ operand
MESSAGE	BKR 1 ARC AMP INT-C: Off	Range:	FlexLogic™ operand
MESSAGE	BKR 1 ARC AMP DELAY: 0.000 s	Range:	0.000 to 65.535 s in steps of 0.001
MESSAGE	BKR 1 ARC AMP LIMIT: 1000 kA2-cyc	Range:	0 to 50000 kA ² -cycle in steps of 1
MESSAGE	BKR 1 ARC AMP BLOCK: Off	Range:	FlexLogic™ operand
MESSAGE	BKR 1 ARC AMP TARGET: Self-reset	Range:	Self-reset, Latched, Disabled
MESSAGE	BKR 1 ARC AMP EVENTS: Disabled	Range:	Disabled, Enabled

There is one Breaker Arcing Current element available per CT bank, with a minimum of 2 elements. This element calculates an estimate of the per-phase wear on the breaker contacts by measuring and integrating the current squared passing through the breaker contacts as an arc. These per-phase values are added to accumulated totals for each phase and compared to a programmed threshold value. When the threshold is exceeded in any phase, the relay can set an output operand to "1". The accumulated value for each phase can be displayed as an actual value.

The operation of the scheme is shown in the following logic diagram. The same output operand that is selected to operate the output relay used to trip the breaker, indicating a tripping sequence has begun, is used to initiate this feature. A time delay is introduced between initiation and the starting of integration to prevent integration of current flow through the breaker before the contacts have parted. This interval includes the operating time of the output relay, any other auxiliary relays and the breaker mechanism. For maximum measurement accuracy, the interval between change-of-state of the operand (from 0 to 1) and contact separation should be measured for the specific installation. Integration of the measured current continues for 100 ms, which is expected to include the total arcing period.

The feature is programmed to perform fault duration calculations. Fault duration is defined as a time between operation of the disturbance detector occurring before initiation of this feature, and reset of an internal low-set overcurrent function. Correction is implemented to account for a non-zero reset time of the overcurrent function.

Breaker arcing currents and fault duration values are available under the ACTUAL VALUES \Rightarrow \Downarrow RECORDS \Rightarrow \Downarrow MAINTENANCE \Rightarrow BREAKER 1(4) menus.

- BKR 1(4) ARC AMP INT-A(C): Select the same output operands that are configured to operate the output relays used to trip the breaker. In three-pole tripping applications, the same operand should be configured to initiate arcing current calculations for poles A, B and C of the breaker. In single-pole tripping applications, per-pole tripping operands should be configured to initiate the calculations for the poles that are actually tripped.
- BKR 1(4) ARC AMP DELAY: This setting is used to program the delay interval between the time the tripping sequence
 is initiated and the time the breaker contacts are expected to part, starting the integration of the measured current.
- **BKR 1(4) ARC AMP LIMIT:** Selects the threshold value above which the output operand is set.




Figure 5–104: ARCING CURRENT MEASUREMENT

5





Figure 5–105: BREAKER ARCING CURRENT SCHEME LOGIC

c) BREAKER FLASHOVER

PATH: SETTINGS ⇔ ⊕ CONTROL ELEMENTS ⇔ ⊕ MONITORING ELEMENTS ⇔ BREAKER FLASHOVER 1(4)

BREAKER FLASHOVER 1	BKR 1 FLSHOVR FUNCTION: Disabled	Range:	Disabled, Enabled
MESSAGE	BKR 1 FLSHOVR SIDE 1 SRC: SRC 1	Range:	SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	BKR 1 FLSHOVR SIDE 2 SRC: None	Range:	None, SRC 1, SRC 2, SRC 3, SRC 4
MESSAGE	BKR 1 STATUS CLSD A: Off	Range:	FlexLogic™ operand
MESSAGE	BKR 1 STATUS CLSD B: Off	Range:	FlexLogic™ operand
MESSAGE	BKR 1 STATUS CLSD C: Off	Range:	FlexLogic™ operand
MESSAGE	BKR 1 FLSHOVR V PKP: 0.850 pu	Range:	0.000 to 1.500 pu in steps of 0.001
MESSAGE	BKR 1 FLSHOVR DIFF V PKP: 1000 V	Range:	0 to 100000 V in steps of 1
MESSAGE	BKR 1 FLSHOVR AMP PKP: 0.600 pu	Range:	0.000 to 1.500 pu in steps of 0.001
MESSAGE	BKR 1 FLSHOVR PKP DELAY: 0.100 s	Range:	0.000 to 65.535 s in steps of 0.001
MESSAGE	BKR 1 FLSHOVR SPV A: Off	Range:	FlexLogic™ operand



The detection of the breaker flashover is based on the following condition:

- 1. Breaker open,
- 2. Voltage drop measured from either side of the breaker during the flashover period,
- 3. Voltage difference drop, and
- 4. Measured flashover current through the breaker.

Furthermore, the scheme is applicable for cases where either one or two sets of three-phase voltages are available across the breaker.

THREE VT BREAKER FLASHOVER APPLICATION

When only one set of VTs is available across the breaker, the **BRK FLSHOVR SIDE 2 SRC** setting should be "None". To detect an open breaker condition in this application, the scheme checks if the per-phase voltages were recovered (picked up), the status of the breaker is open (contact input indicating the breaker status is off), and no flashover current is flowing. A contact showing the breaker status must be provided to the relay. The voltage difference will not be considered as a condition for open breaker in this part of the logic.




Voltages must be present prior to flashover conditions. If the three VTs are placed after the breaker on the line (or feeder), and the downstream breaker is open, the measured voltage would be zero and the flash-over element will not be initiated.

The flashover detection will reset if the current drops back to zero, the breaker closes, or the selected FlexLogic[™] operand for supervision changes to high. Using supervision through the **BRK FLSHOVR SPV** setting is recommended by selecting a trip operand that will not allow the flashover element to pickup prior to the trip.

The flashover detection can be used for external alarm, re-tripping the breaker, or energizing the lockout relay.

Consider the following configuration:



The source 1 (SRC1) phase currents are feeder CTs and phase voltages are bus VTs, and Contact Input 1 is set as Breaker 52a contact. The conditions prior to flashover detection are:

- 1. 52a status = 0
- 2. VAg, VBg, or VCg is greater than the pickup setting
- 3. IA, IB, IC = 0; no current flows through the breaker
- 4. ΔVA is greater than pickup (not applicable in this scheme)

The conditions at flashover detection are:


- 1. 52a status = 0
- 2. VAg, VBg, or VCg is lower than the pickup setting
- 3. IA, IB, or IC is greater than the pickup current flowing through the breaker
- 4. ΔVA is greater than pickup (not applicable in this scheme)

SIX VT BREAKER FLASHOVER APPLICATION

The per-phase voltage difference approaches zero when the breaker is closed. The is well below any typical minimum pickup voltage. Select the level of the BRK 1(2) FLSHOVR DIFF V PKP setting to be less than the voltage difference measured across the breaker when the close or open breaker resistors are left in service. Prior to flashover, the voltage difference is larger than BRK 1(2) FLSHOVR DIFF V PKP (applies to either the difference between two live voltages per phase or when the voltage from one side of the breaker has dropped to zero – line de-energized), at least one per-phase voltage is larger than the BRK 1(2) FLSHOVR V PKP setting, and no current flows through the breaker poles. During breaker flashover, the per-phase voltage from both sides of the breaker drops below the pickup value defined by the BRK 1(2) FLSHOVR V PKP setting, the voltage difference drops below the pickup setting, and flashover current is detected. These flashover conditions initiate FlexLogicTM pickup operands and start the BRK 1(2) FLSHOVR PKP DELAY timer.

This application do not require detection of breaker status via a 52a contact, as it uses a voltage difference larger than the **BRK 1(2) FLSHOVR DIFF V PKP** setting. However, monitoring the breaker contact will ensure scheme stability.

Consider the following configuration:



The source 1 (SRC1) phase currents are CTs and phase voltages are bus VTs. The source 2 (SRC2) phase voltages are line VTs. Contact Input 1 is set as Breaker 52a contact (optional).

The conditions prior to flashover detection are:

- 1. ΔVA is greater than pickup
- 2. VAg, VBg, or VCg is greater than the pickup setting
- 3. IA, IB, IC = 0; no current flows through the breaker
- 4. 52a status = 0 (optional)

The conditions at flashover detection are:

- 1. ΔVA is less than pickup
- 2. VAg, VBg, or VCg is lower than the pickup setting
- 3. IA, IB, or IC is greater than the pickup current flowing through the breaker
- 4. 52a status = 0 (optional)



The element is operational only when phase-to-ground voltages are connected to relay terminals. The flashover element will not operate if delta voltages are applied.

The Breaker Flashover settings are described below.

 BRK FLSHOVR SIDE 1 SRC: This setting specifies a signal source used to provide three-phase voltages and threephase currents from one side of the current breaker. The source selected as a setting and must be configured with breaker phase voltages and currents, even if only 3 VTs are available across the breaker.

- BRK FLSHOVR SIDE 2 SRC: This setting specifies a signal source used to provide another set of three phase voltages whenever six (6) VTs are available across the breaker.
- BRK STATUS CLSD A(C): These settings specify FlexLogic[™] operands to indicate the open status of the breaker. A separate FlexLogic[™] operand can be selected to detect individual breaker pole status and provide flashover detection. The recommended setting is 52a breaker contact or another operand defining the breaker poles open status.
- BRK FLSHOVR V PKP: This setting specifies a pickup level for the phase voltages from both sides of the breaker. If 6
 VTs are available, opening the breaker leads to two possible combinations live voltages from only one side of the
 breaker, or live voltages from both sides of the breaker. Either case will set the scheme ready for flashover detection
 upon detection of voltage above the selected value. Set BRK FLSHOVR V PKP to 85 to 90% of the nominal voltage.
- BRK FLSHOVR DIFF V PKP: This setting specifies a pickup level for the phase voltage difference when two VTs per phase are available across the breaker. The pickup voltage difference should be below the monitored voltage difference when close or open breaker resistors are left in service. The setting is selected as primary volts difference between the sources.
- BRK FLSHOVR AMP PKP: This setting specifies the normal load current which can flow through the breaker. Depending on the flashover protection application, the flashover current can vary from levels of the charging current when the line is de-energized (all line breakers open), to well above the maximum line (feeder) load (line/feeder connected to load).
- BRK FLSHOVR SPV A(C): This setting specifies a FlexLogic[™] operand (per breaker pole) that supervises the operation of the element per phase. Supervision can be provided by operation of other protection elements, breaker failure, and close and trip commands. A 6-cycle time delay applies after the selected FlexLogic[™] operand resets.
- BRK FLSHOVR PKP DELAY: This setting specifies the time delay to operate after a pickup condition is detected.





Figure 5–106: BREAKER FLASHOVER SCHEME LOGIC

5

d) CONTINUOUS MONITOR

PATH: SETTINGS \Rightarrow \clubsuit CONTROL ELEMENTS \Rightarrow \clubsuit MONITORING ELEMENTS \Rightarrow \clubsuit CONTINUOUS MONITOR



The Continuous Monitor logic is intended to detect the operation of any tripping element that has operated under normal load conditions; that is, when the DD disturbance detector has not operated. Because all tripping is supervised by the DD function, no trip will be issued under these conditions. This could occur when an element is incorrectly set so that it may misoperate under load. The Continuous Monitor can detect this state and issue an alarm and/or block the tripping of the relay.




Figure 5–107: CONTINUOUS MONITOR SCHEME LOGIC

e) CT FAILURE DETECTOR

CT FAILUREDETECTOR		CT FAIL FUNCTION: Disabled	Range: Disabled, Enabled
MESS		CT FAIL BLOCK: Off	Range: FlexLogic™ operand
MESS	AGE	CT FAIL 3I0 INPUT 1: SRC 1	Range: SRC 1, SRC 2, SRC 3, SRC 4
MESS	AGE	CT FAIL 3IO INPUT 1 PKP: 0.20 pu	Range: 0.00 to 2.00 pu in steps of 0.01
MESS	AGE	CT FAIL 3I0 INPUT 2: SRC 2	Range: SRC 1, SRC 2, SRC 3, SRC 4
MESS	AGE	CT FAIL 3IO INPUT 2 PKP: 0.20 pu	Range: 0.00 to 2.00 pu in steps of 0.01
MESS		CT FAIL 3V0 INPUT: SRC 1	Range: SRC 1, SRC 2, SRC 3, SRC 4
MESS		CT FAIL 3V0 INPUT PKP: 0.20 pu	Range: 0.00 to 2.00 pu in steps of 0.01
MESS		CT FAIL PICKUP DELAY: 1.000 s	Range: 0.000 to 65.535 s in steps of 0.001
MESS		CT FAIL TARGET: Self-reset	Range: Self-reset, Latched, Disabled
MESS	AGE	CT FAIL EVENTS: Disabled	Range: Disabled, Enabled

PATH: SETTINGS ⇔ ⊕ CONTROL ELEMENTS ⇔ ⊕ MONITORING ELEMENTS ⇔ ⊕ CT FAILURE DETECTOR

The CT Failure function is designed to detect problems with the system current transformers used to supply current to the relay. This logic detects the presence of a zero sequence current at the supervised source of current without a simultaneous zero-sequence current at another source, zero-sequence voltage or some protection element condition.

The CT Failure logic (see figure below) is based on the presence of the zero sequence current in the supervised CT source and absence of one of three or all three conditions as follows:

- 1. Zero sequence current at different source current (may be different set of CTs or different CT core of the same CT).
- 2. Zero sequence voltage at the assigned source.
- 3. Appropriate protection element or remote signal.

The CT Failure settings are described below.

- CT FAIL FUNCTION: This setting is used to Enable/Disable operation of the element.
- CT FAIL BLOCK: This setting is used to select a FlexLogic[™] operand that blocks operation of the element during some conditions (i.e. open pole in process of the single pole tripping-reclosing) when CT Fail should be blocked. Remote signals representing operation of some remote current protection elements via communication channel or local ones can be chosen as well.
- CT FAIL 3I0 INPUT 1: This setting is used to select the source for the current for Input 1. Most important protection element of the relay should be assigned to the same source.
- CT FAIL 3I0 INPUT 1 PICKUP: This setting is used to select the pickup value for 3I_0 for Input 1 (main supervised CT source) of the relay.
- CT FAIL 3I0 INPUT 2: This setting is used to select the source for the current for Input 2. Input 2 should use different set of CTs or different CT core of the same CT. Against absence at Input 2 CT source (if exists), 3I_0 current logic is built.

5.6 CONTROL ELEMENTS

- **CT FAIL 3I0 INPUT 2 PICKUP**: This setting is used to select the pickup value for 3I_0 for the Input 2 (different CT input) of the relay.
- CT FAIL 3V0 INPUT: This setting is used to select the source for the voltage.
- CT FAIL 3V0 INPUT PICKUP: This setting is used to select the pickup value for 3V_0 source.
- CT FAIL PICKUP DELAY: This setting is used to select the pickup delay of the element.




Figure 5–108: CT FAILURE DETECTOR SCHEME LOGIC

f) VT FUSE FAILURE

PATH: SETTINGS ⇔ ⊕ CONTROL ELEMENTS ⇔ ⊕ MONITORING ELEMENTS ⇔ ⊕ VT FUSE FAILURE 1(4)

<pre>VT FUSE FAILURE 1</pre>	VT FUSE FAILURE 1 FUNCTION: Disable	Range: Disabled, Enabled
------------------------------	--	--------------------------

Every signal source includes a fuse failure scheme.

The VT fuse failure detector can be used to raise an alarm and/or block elements that may operate incorrectly for a full or partial loss of AC potential caused by one or more blown fuses. Some elements that might be blocked (via the BLOCK input) are distance, voltage restrained overcurrent, and directional current.

There are two classes of fuse failure that may occur:

Class A: Loss of one or two phases. Class B: Loss of all three phases.

Different means of detection are required for each class. An indication of Class A failures is a significant level of negative sequence voltage, whereas an indication of Class B failures is when positive sequence current is present and there is an insignificant amount of positive sequence voltage. These noted indications of fuse failure could also be present when faults are present on the system, so a means of detecting faults and inhibiting fuse failure declarations during these events is provided. Once the fuse failure condition is declared, it will be sealed-in until the cause that generated it disappears.

An additional condition is introduced to inhibit a fuse failure declaration when the monitored circuit is de-energized; positive sequence voltage and current are both below threshold levels.

The VT FUSE FAILURE 1(2) FUNCTION setting enables/disables the fuse failure feature for each source.




Figure 5–109: VT FUSE FAIL SCHEME LOGIC

Range: Disabled, Enabled POTT SCHEME POTT SCHEME FUNCTION: Disabled Range: Disabled, Enabled POTT PERMISSIVE MESSAGE ECHO: Disabled Range: 0.000 to 65.535 s in steps of 0.001 POTT RX PICKUP MESSAGE DELAY: 0.000 s Range: 0.000 to 65.535 s in steps of 0.001 TRANS BLOCK PICKUP MESSAGE DELAY: 0.020 s Range: 0.000 to 65.535 s in steps of 0.001 TRANS BLOCK RESET MESSAGE DELAY: 0.090 s Range: 0.000 to 65.535 s in steps of 0.001 ECHO DURATION: MESSAGE 0.100 s Range: 0.000 to 65.535 s in steps of 0.001 ECHO LOCKOUT: MESSAGE 0.250 s Range: 0.000 to 65.535 s in steps of 0.001 LINE END OPEN PICKUP MESSAGE DELAY: 0.050 s Range: 0.000 to 65.535 s in steps of 0.001 POTT SEAL-IN MESSAGE DELAY: 0.400 s GND DIR O/C FWD: Range: FlexLogic[™] operand MESSAGE Off Range: FlexLogic[™] operand POTT RX: MESSAGE off

a) PERMISSIVE OVER-REACHING TRANSFER TRIP (POTT)

PATH: SETTINGS \Rightarrow $CONTROL ELEMENTS <math>\Rightarrow$ $PILOT SCHEMES \Rightarrow$ POTT SCHEME

This scheme is intended for two-terminal line applications only. It uses an over-reaching Zone 2 distance element to essentially compare the direction to a fault at both the ends of the line. Ground directional overcurrent functions available in the relay can be used in conjunction with the Zone 2 distance element to key the scheme and initiate its operation. This provides increased coverage for high-resistance faults.

For proper scheme operation, the Zone 2 phase and ground distance elements must be enabled, configured, and set per the rules of distance relaying. The Line Pickup element should be enabled, configured and set properly to detect line-endopen/weak-infeed conditions. If used by this scheme, the selected ground directional overcurrent function(s) must be enabled, configured, and set accordingly.

- POTT PERMISSIVE ECHO: If set to "Enabled" this setting will result in sending a permissive echo signal to the remote end. The permissive signal is echoed back upon receiving a reliable POTT RX signal from the remote end while the line-end-open condition is identified by the Line Pickup logic. The Permissive Echo is programmed as a one-shot logic. The echo is sent only once and then the echo logic locks out for a settable period of time (ECHO LOCKOUT setting). The duration of the echo pulse does not depend on the duration or shape of the received POTT RX signal but is settable as ECHO DURATION.
- POTT RX PICKUP DELAY: This setting enables the relay to cope with spurious receive signals. The delay should be . set longer than the longest spurious TX signal that can occur simultaneously with the zone 2 pickup. The selected delay will increase the response time of the scheme.
- TRANS BLOCK PICKUP DELAY: This setting defines a transient blocking mechanism embedded in the POTT scheme for coping with the exposure of a ground directional overcurrent function (if used) to current reversal conditions. The transient blocking mechanism applies to the ground overcurrent path only as the reach settings for the zone 2 distance functions is not expected to be long for two-terminal applications, and the security of the distance functions is not endangered by the current reversal conditions. Upon receiving the POTT RX signal, the transient blocking mechanism allows the RX signal to be passed and aligned with the GND DIR O/C FWD indication only for a period of time


defined as **TRANS BLOCK PICKUP DELAY**. After that the ground directional overcurrent path will be virtually disabled for a period of time specified as **TRANS BLOCK RESET DELAY**.

The **TRANS BLOCK PICKUP DELAY** should be long enough to give the selected ground directional overcurrent function time to operate, but not longer than the fastest possible operation time of the protection system that can create current reversal conditions within the reach of the selected ground directional overcurrent function. This setting should take into account the **POTT RX PICKUP DELAY**. The POTT RX signal is shaped for aligning with the ground directional indication as follows: the original RX signal is delayed by the **POTT RX PICKUP DELAY**, then terminated at **TRANS BLOCK PICKUP DELAY** after the pickup of the original POTT TX signal, and eventually, locked-out for **TRANS BLOCK RESET DELAY**.

- TRANS BLOCK RESET DELAY: This setting defines a transient blocking mechanism embedded in the POTT scheme for coping with the exposure of a ground directional overcurrent function (if used) to current reversal conditions (see also the TRANS BLOCK PICKUP DELAY). This delay should be selected long enough to cope with transient conditions including not only current reversals but also spurious negative- and zero-sequence currents occurring during breaker operations. The breaker failure time of the surrounding protection systems within the reach of the ground directional function used by the POTT scheme may be considered to make sure that the ground directional function is not jeopardized during delayed breaker operations.
- ECHO DURATION: This setting defines the guaranteed and exact duration of the echo pulse. The duration does not
 depend on the duration and shape of the received POTT RX signal. This setting enables the relay to avoid a permanent lock-up of the transmit/receive loop.
- ECHO LOCKOUT: This setting defines the lockout period for the echo logic after sending the echo pulse.
- LINE END OPEN PICKUP DELAY: This setting defines the pickup setting for validation of the line end open conditions as detected by the Line Pickup logic through the LINE PICKUP LEO PKP FlexLogic[™] operand. The validated line end open condition is a requirement for the POTT scheme to return a received echo signal (if the ECHO feature is enabled). The value of this setting should take into account the principle of operation and settings of the LINE PICKUP element.
- POTT SEAL-IN DELAY: The output FlexLogic[™] operand (POTT OP) is produced according to the POTT scheme logic. A seal-in time delay is applied to this operand for coping with noisy communication channels. The POTT SEAL-IN DELAY defines a minimum guaranteed duration of the POTT OP pulse.
- GND DIR O/C FWD: This setting defines the FlexLogic[™] operand (if any) of a protection element used in addition to Zone 2 for identifying faults on the protected line, and thus, for keying the communication channel and initiating operation of the scheme. Good directional integrity is the key requirement for an over-reaching forward-looking protection element used as GND DIR O/C FWD. Even though any FlexLogic[™] operand could be used as GND DIR O/C FWD allowing the user to combine responses of various protection elements, or to apply extra conditions through FlexLogic[™] equations, this extra signal is primarily meant to be the output operand from either the Negative-Sequence Directional IOC or Neutral Directional IOC. Both of these elements have separate forward (FWD) and reverse (REV) output operands. The forward indication should be used (NEG SEQ DIR OC1 FWD or NEUTRAL DIR OC1 FWD).
- POTT RX: This setting enables the user to select the FlexLogic[™] operand that represents the receive signal (RX) for the scheme. Typically an input contact interfacing with a signaling system is used. Other choices include Remote Inputs and FlexLogic[™] equations. The POTT transmit signal (TX) should be appropriately interfaced with the signaling system by assigning the output FlexLogic[™] operand (POTT TX) to an output contact. The Remote Output mechanism is another choice.

The output operand from the scheme (POTT OP) must be configured to interface with other relay functions, output contacts in particular, in order to make the scheme fully operational. Typically, the output operand should be programmed to initiate a trip, breaker fail, and autoreclose, and drive a user-programmable LED as per user application.

5.6 CONTROL ELEMENTS





5.6.9 AUTORECLOSE

PATH: SETTINGS \Rightarrow \square CONTROL ELEMENTS \Rightarrow \square AUTORECLOSE \Rightarrow AUTORECLOSE

	1	AR FUNCTION:		Disabled, Enabled		
		Disabled	5			
MESSAGE		AR MODE: 1 & 3 Pole	Range:	1 & 3 Pole, 1 Pole, 3 Pole-A, 3 Pole-B		
MESSAGE		AR MAX NUMBER OF SHOTS: 2	Range:	1, 2, 3, 4		
MESSAGE		AR BLOCK BKR1: Off	Range:	FlexLogic™ operand		
MESSAGE		AR CLOSE TIME BKR 1: 0.10 s	Range:	0.00 to 655.35 s in steps of 0.01		
MESSAGE		AR BKR MAN CLOSE: Off	Range:	FlexLogic™ operand		
MESSAGE		AR BLK TIME UPON MAN CLS: 10.00 s	Range:	0.00 to 655.35 s in steps of 0.01		
MESSAGE		AR 1P INIT: Off	Range:	FlexLogic™ operand		
MESSAGE		AR 3P INIT: Off	Range:	FlexLogic™ operand		
MESSAGE		AR 3P TD INIT: Off	Range:	FlexLogic™ operand		
MESSAGE		AR MULTI-P FAULT: Off	Range:	FlexLogic™ operand		
MESSAGE		BKR ONE POLE OPEN: Off	Range:	FlexLogic™ operand		
MESSAGE		BKR 3 POLE OPEN: Off	Range:	FlexLogic™ operand		
MESSAGE		AR 3-P DEAD TIME 1: 0.50 s	Range:	0.00 to 655.35 s in steps of 0.01		
MESSAGE		AR 3-P DEAD TIME 2: 1.20 s	Range:	0.00 to 655.35 s in steps of 0.01		
MESSAGE		AR 3-P DEAD TIME 3: 2.00 s	Range:	0.00 to 655.35 s in steps of 0.01		
MESSAGE		AR 3-P DEAD TIME 4: 4.00 s	Range:	0.00 to 655.35 s in steps of 0.01		
MESSAGE		AR EXTEND DEAD T 1: Off	Range:	FlexLogic™ operand		
MESSAGE		AR DEAD TIME 1 EXTENSION: 0.50 s	Range:	0.00 to 655.35 s in steps of 0.01		
MESSAGE		AR RESET: Off	Range:	FlexLogic™ operand		
MESSAGE		AR RESET TIME: 60.00 s	Range:	0 to 655.35 s in steps of 0.01		

MESSAGE	AR BKR CLOSED: Off	Range:	FlexLogic [™] operand
MESSAGE	AR BLOCK: Off	Range:	FlexLogic™ operand
MESSAGE	AR PAUSE: Off	Range:	FlexLogic™ operand
MESSAGE	AR INCOMPLETE SEQ TIME: 5.00 s	Range:	0 to 655.35 s in steps of 0.01
MESSAGE	AR BLOCK BKR2: Off	Range:	FlexLogic™ operand
MESSAGE	AR CLOSE TIME BKR2: 0.10 s	Range:	0.00 to 655.35 s in steps of 0.01
MESSAGE	AR TRANSFER 1 TO 2: No	Range:	Yes, No
MESSAGE	AR TRANSFER 2 TO 1: No	Range:	Yes, No
MESSAGE	AR BKR1 FAIL OPTION: Continue	Range:	Continue, Lockout
MESSAGE	AR BKR2 FAIL OPTION: Continue	Range:	Continue, Lockout
MESSAGE	AR 1-P DEAD TIME: 1.00 s	Range:	0 to 655.35 s in steps of 0.01
MESSAGE	AR BKR SEQUENCE: 1-2	Range:	1, 2, 1&2, 1–2, 2–1
MESSAGE	AR TRANSFER TIME: 4.00 s	Range:	0 to 655.35 s in steps of 0.01
MESSAGE	AR EVENT: Disabled	Range:	Enabled, Disabled

The autoreclose scheme is intended for use on transmission lines with circuit breakers operated in both the single pole and three pole modes, in one or two breaker arrangements. The autoreclose scheme provides four programs with different operating cycles, depending on the fault type. Each of the four programs can be set to trigger up to two reclosing attempts. The second attempt always performs three pole reclosing and has an independent dead time delay.

When used in two breaker applications, the reclosing sequence is selectable. The reclose signal can be sent to one selected breaker only, to both breakers simultaneously or to both breakers in sequence (one breaker first and then, after a delay to check that the reclose was successful, to the second breaker). When reclosing in sequence, the first breaker should reclose with either the 1-Pole or 3-Pole dead time according to the fault type and reclose mode; the second breaker should follow the successful reclosure of the first breaker. When reclosing simultaneously, for the first shot both breakers should reclose with either the 1-Pole or 3-Pole dead time, according to the fault type and the reclose mode.

The signal used to initiate the autoreclose scheme is the trip output from protection. This signal can be single pole tripping for single phase faults and three phase tripping for multiphase faults. The autoreclose scheme has five operating states.

STATE	CHARACTERISTICS
Enabled	Scheme is permitted to operate
Disabled	Scheme is not permitted to operate
Reset	Scheme is permitted to operate and shot count is reset to 0
Reclose In Progress	Scheme has been initiated but the reclose cycle is not finished (successful or not)
Lockout	Scheme is not permitted to operate until reset received

AR PROGRAMS:

The autorecloser provides four programs that can cause from one to four reclose attempts (shots). After the first shot, all subsequent recloses will always be three-pole. If the maximum number of shots selected is "1" (only one reclose attempt) and the fault is persistent, after the first reclose the scheme will go to Lockout upon another Initiate signal.

For the 3-pole reclose programs (modes 3 and 4), an AR FORCE 3-P FlexLogic[™] operand is set. This operand can be used in connection with the tripping logic to cause a three-pole trip for single-phase faults.

MODE	AR MODE	FIRST SHOT		SECOND SHOT		THIRD SHOT		FOURTH SHOT	
		SINGLE- PHASE FAULT	MULTI- PHASE FAULT	SINGLE- PHASE FAULT	MULTI- PHASE FAULT	SINGLE- PHASE FAULT	MULTI- PHASE FAULT	SINGLE- PHASE FAULT	MULTI- PHASE FAULT
1	1 & 3 POLE	1 POLE	3 POLE	3 POLE or LO	3 POLE or LO	3 POLE or LO	3 POLE or LO	3 POLE or LO	3 POLE or LO
2	1 POLE	1 POLE	LO	3 POLE or LO	3 POLE or LO	3 POLE or LO	3 POLE or LO	3 POLE or LO	3 POLE or LO
3	3 POLE-A	3 POLE	LO	3 POLE or LO	LO	3 POLE or LO	LO	3 POLE or LO	LO
4	3 POLE-B	3 POLE	3 POLE	3 POLE or LO	3 POLE or LO	3 POLE or LO	3 POLE or LO	3 POLE or LO	3 POLE or LO

Table 5–21: AUTORECLOSE PROGRAMS

The four autoreclose modes are described below:

- "1 & 3 Pole": In this mode, the autorecloser starts the AR 1-P DEAD TIME timer for the first shot if the autoreclose is single-phase initiated, the AR 3-P DEAD TIME 1 timer if the autoreclose is three-pole initiated, and the AR 3-P DEAD TIME 2 timer if the autoreclose is three-phase time delay initiated. If two or more shots are enabled, the second, third, and fourth shots are always three-pole and start the AR 3-P DEAD TIME 2(4) timers.
- 2. "1 Pole": In this mode, the autorecloser starts the AR 1-P DEAD TIME for the first shot if the fault is single phase. If the fault is three-phase or a three-pole trip on the breaker occurred during the single-pole initiation, the scheme goes to lockout without reclosing. If two or more shots are enabled, the second, third, and fourth shots are always three-pole and start the AR 3-P DEAD TIME 2(4) timers.
- 3. "3 Pole-A": In this mode, the autorecloser is initiated only for single phase faults, although the trip is three pole. The autorecloser uses the AR 3-P DEAD TIME 1 for the first shot if the fault is single phase. If the fault is multi phase the scheme will go to Lockout without reclosing. If two or more shots are enabled, the second, third, and fourth shots are always three-phase and start the AR 3-P DEAD TIME 2(4) timers.
- 4. "3 Pole-B": In this mode, the autorecloser is initiated for any type of fault and starts the **AR 3-P DEAD TIME 1** for the first shot. If the initiating signal is **AR 3P TD INIT** the scheme starts **AR 3-P DEAD TIME 2** for the first shot. If two or more shots are enabled, the second, third, and fourth shots are always three-phase and start the **AR 3-P DEAD TIME 2(4)** timers.

BASIC RECLOSING OPERATION:

Reclosing operation is determined primarily by the **AR MODE** and **AR BKR SEQUENCE** settings. The reclosing sequences are started by the initiate inputs. A reclose initiate signal will send the scheme into the reclose-in-progress (RIP) state, asserting the AR RIP FlexLogic[™] operand. The scheme is latched into the RIP state and resets only when an AR CLS BKR 1 (autoreclose breaker 1) or AR CLS BKR 2 (autoreclose breaker 2) operand is generated or the scheme goes to the Lockout state.

The dead time for the initial reclose operation will be determined by either the **AR 1-P DEAD TIME**, **AR 3-P DEAD TIME 1**, or **AR 3-P DEAD TIME 2** setting, depending on the fault type and the mode selected. After the dead time interval the scheme will assert the AR CLOSE BKR 1 or AR CLOSE BKR 2 operands, as determined by the sequence selected. These operands are latched until the breaker closes or the scheme goes to Reset or Lockout.

There are three initiate programs: single pole initiate, three pole initiate and three pole, time delay initiate. Any of these reclose initiate signals will start the reclose cycle and set the reclose-in-progress (AR RIP) operand. The reclose-in-progress operand is sealed-in until the Lockout or Reset signal appears.

The three-pole initiate and three-pole time delay initiate signals are latched until the CLOSE BKR1 OR BKR2 or Lockout or Reset signal appears.

AR PAUSE:

The pause input offers the possibility of freezing the autoreclose cycle until the pause signal disappears. This may be done when a trip occurs and simultaneously or previously, some conditions are detected such as out-of step or loss of guard frequency, or a remote transfer trip signal is received. The pause signal blocks all three dead timers. When the 'pause' signal disappears the autoreclose cycle is resumed by initiating **AR 3-P DEAD TIME 2**.

This feature can be also used when a transformer is tapped from the protected line and a reclose is not desirable until the transformer is removed from the line. In this case, the reclose scheme is 'paused' until the transformer is disconnected. The **AR PAUSE** input will force a three-pole trip through the **3-P DEADTIME 2** path.

EVOLVING FAULTS:

1.25 cycles after the single pole dead time has been initiated, the AR FORCE 3P TRIP operand is set and it will be reset only when the scheme is reset or goes to Lockout. This will ensure that when a fault on one phase evolves to include another phase during the single pole dead time of the auto-recloser the scheme will force a 3 pole trip and reclose.

RECLOSING SCHEME OPERATION FOR ONE BREAKER:

• **Permanent Fault**: Consider Mode 1, which calls for 1-Pole or 3-Pole Time Delay 1 for the first reclosure and 3-Pole Time Delay 2 for the second reclosure, and assume a permanent fault on the line. Also assume the scheme is in the Reset state. For the first single-phase fault the AR 1-P DEAD TIME timer will be started, while for the first multi-phase fault the AR 3-P DEAD TIME 1 timer will be started. If the AR 3P TD INIT signal is high, the AR 3-P DEAD TIME 2 will be started for the first shot.

If AR MAX NO OF SHOTS is set to "1", upon the first reclose the shot counter is set to 1. Upon reclosing, the fault is again detected by protection and reclose is initiated. The breaker is tripped three-pole through the AR SHOT COUNT >0 operand that will set the AR FORCE 3P operand. Because the shot counter has reached the maximum number of shots permitted the scheme is sent to the Lockout state.

If AR MAX NO OF SHOTS is set to "2", upon the first reclose the shot counter is set to 1. Upon reclosing, the fault is again detected by protection and reclose is initiated. The breaker is tripped three-pole through the AR SHOT COUNT >0 operand that will set the AR FORCE 3P operand. After the second reclose the shot counter is set to 2. Upon reclosing, the fault is again detected by protection, the breaker is tripped three-pole, and reclose is initiated again. Because the shot counter has reached the maximum number of shots permitted the scheme is sent to the lockout state.

• Transient Fault: When a reclose output signal is sent to close the breaker the reset timer is started. If the reclosure sequence is successful (there is no initiating signal and the breaker is closed) the reset timer will time out returning the scheme to the reset state with the shot counter set to "0" making it ready for a new reclose cycle.

RECLOSING SCHEME OPERATION FOR TWO BREAKERS:

- Permanent Fault: The general method of operation is the same as that outlined for the one breaker applications except for the following description, which assumes AR BKR SEQUENCE is "1-2" (reclose Breaker 1 before Breaker 2) The signal output from the dead time timers passes through the breaker selection logic to initiate reclosing of Breaker 1. The Close Breaker 1 signal will initiate the Transfer Timer. After the reclose of the first breaker the fault is again detected by the protection, the breaker is tripped three pole and the autoreclose scheme is initiated. The Initiate signal will stop the transfer timer. After the 3-P dead time times out the Close Breaker 1 signal will close first breaker again and will start the transfer timer. Since the fault is permanent the protection will trip again initiating the autoreclose scheme that will be sent to Lockout by the SHOT COUNT = MAX signal.
- **Transient Fault**: When the first reclose output signal is sent to close Breaker 1, the reset timer is started. The close Breaker 1 signal initiates the transfer timer that times out and sends the close signal to the second breaker. If the reclosure sequence is successful (both breakers closed and there is no initiating signal) the reset timer will time out, returning the scheme to the reset state with the shot counter set to 0. The scheme will be ready for a new reclose cycle.

AR BKR1(2) RECLS FAIL:

If the selected sequence is "1–2" or "2–1" and after the first or second reclose attempt the breaker fails to close, there are two options. If the **AR BKR 1(2) FAIL OPTION** is set to "Lockout", the scheme will go to lockout state. If the **AR BKR 1(2) FAIL OPTION** is set to "Continue", the reclose process will continue with Breaker 2. At the same time the shot counter will be decreased (since the closing process was not completed).

SCHEME RESET AFTER RECLOSURE:

When a reclose output signal is sent to close either breaker 1 or 2 the reset timer is started. If the reclosure sequence is successful (there is no initiating signal and the breakers are closed) the reset timer will time out, returning the scheme to the reset state, with the shot counter set to 0, making it ready for a new reclose cycle.

In two breaker schemes, if one breaker is in the out-of-service state and the other is closed at the end of the reset time, the scheme will also reset. If at the end of the reset time at least one breaker, which is not in the out-of-service state, is open the scheme will be sent to Lockout.

The reset timer is stopped if the reclosure sequence is not successful: an initiating signal present or the scheme is in Lockout state. The reset timer is also stopped if the breaker is manually closed or the scheme is otherwise reset from lockout.

LOCKOUT:

When a reclose sequence is started by an initiate signal the scheme moves into the reclose-in-progress state and starts the incomplete sequence timer. The setting of this timer determines the maximum time interval allowed for a single reclose shot. If a close breaker 1 or 2 signal is not present before this time expires, the scheme goes to "Lockout".

There are four other conditions that can take the scheme to the Lockout state, as shown below:

- Receipt of 'Block' input while in the reclose-in-progress state
- The reclosing program logic: when a 3P Initiate is present and the autoreclose mode is either 1 Pole or 3Pole-A (3 pole autoreclose for single pole faults only)
- Initiation of the scheme when the count is at the maximum allowed
- If at the end of the reset time at least one breaker, which is not in the out-of-service state, is open the scheme will be sent to Lockout. The scheme will be also sent to Lockout if one breaker fails to reclose and the setting AR BKR FAIL OPTION is set to "Lockout".

Once the Lockout state is set it will be latched until one or more of the following occurs:

- The scheme is intentionally reset from Lockout, employing the Reset setting of the Autorecloser;
- The Breaker(s) is(are) manually closed from panel switch, SCADA or other remote control through the AR BRK MAN CLOSE setting;
- 10 seconds after breaker control detects that breaker(s) were closed.

BREAKER OPEN BEFORE FAULT:

A logic circuit is provided that inhibits the Close Breaker 1(2) output if a reclose initiate (RIP) indicator is not present within 30 ms of the Breaker Any Phase Open input. This feature is intended to prevent reclosing if one of the breakers was open in advance of a reclose initiate input to the recloser. This logic circuit resets when the breaker is closed.

TRANSFER RECLOSE WHEN BREAKER IS BLOCKED:

- 1. When the reclosing sequence 1-2 is selected and Breaker 1 is blocked (AR BKR1 BLK operand is set) the reclose signal can be transferred direct to the Breaker 2 if **AR TRANSFER 1 TO 2** is set to "Yes". If set to "No", the scheme will be sent to Lockout by the incomplete sequence timer.
- 2. When the reclosing sequence 2-1 is selected and Breaker 2 is blocked (AR BKR2 BLK operand is set) the reclose signal can be transferred direct to the Breaker 1 if **AR TRANSFER 2 TO 1** is set to "Yes". If set to "No" the scheme will be sent to Lockout by the incomplete sequence timer.

FORCE 3-POLE TRIPPING:

The reclosing scheme contains logic that is used to signal trip logic that three-pole tripping is required for certain conditions. This signal is activated by any of the following:

- Autoreclose scheme is paused after it was initiated.
- Autoreclose scheme is in the Lockout state.
- · Autoreclose mode is programmed for three-pole operation
- The shot counter is not at 0, i.e. the scheme is not in the reset state. This ensures a second trip will be three-pole when reclosing onto a permanent single phase fault.
- 1.25 cycles after the single-pole reclose is initiated by the AR 1P INIT signal.

ZONE 1 EXTENT:

The Zone 1 extension philosophy here is to apply an overreaching zone permanently as long as the relay is ready to reclose, and reduce the reach when reclosing. Another Zone 1 extension approach is to operate normally from an underreaching zone, and use an overreaching distance zone when reclosing the line with the other line end open. This philosophy could be programmed via the Line Pickup scheme.

The "Extended Zone 1" is 0 when Autoreclose is in Lockout or Disabled and 1 when Autoreclose is in Reset.

- 1. When "Extended Zone 1" is 0, the distance functions shall be set to normal underreach Zone 1 setting.
- 2. When "Extended Zone 1" is 1, the distance functions may be set to Extended Zone 1 Reach, which is an overreaching setting.
- 3. During a reclose cycle, "Extended Zone 1" goes to 0 as soon as the first CLOSE BREAKER signal is issued (AR SHOT COUNT > 0) and remains 0 until the recloser goes back to Reset.

USE OF SETTINGS:

The single-phase autoreclose settings are described below.

- **AR MODE**: This setting selects the Autoreclose operating mode, which functions in conjunction with signals received at the initiation inputs as described previously.
- AR MAX NUMBER OF SHOTS: This setting specifies the number of reclosures that can be attempted before reclosure goes to Lockout when the fault is permanent.
- AR BLOCK BKR1: This input selects an operand that will block the reclose command for Breaker 1. This condition
 can be for example: breaker low air pressure, reclose in progress on another line (for the central breaker in a breaker
 and a half arrangement), or a sum of conditions combined in FlexLogic[™].
- AR CLOSE TIME BKR1: This setting represents the closing time for the Breaker 1 from the moment the "Close" command is sent to the moment the contacts are closed.
- AR BKR MAN CLOSE: This setting selects a FlexLogic[™] operand that represents manual close command to a breaker associated with the autoreclose scheme.
- AR BLK TIME UPON MAN CLS: The autoreclose scheme can be disabled for a programmable time delay after an
 associated circuit breaker is manually commanded to close, preventing reclosing onto an existing fault such as
 grounds on the line. This delay must be longer than the slowest expected trip from any protection not blocked after
 manual closing. If the autoreclose scheme is not initiated after a manual close and this time expires the autoreclose
 scheme is set to the Reset state.
- AR 1P INIT: This setting selects a FlexLogic[™] operand that is intended to initiate single-pole autoreclosure.
- AR 3P INIT: This setting selects a FlexLogic[™] operand that is intended to initiate three-pole autoreclosure, first timer (AR 3P DEAD TIME 1) that can be used for a high-speed autoreclosure.
- AR 3P TD INIT: This setting selects a FlexLogic[™] operand intended to initiate three-pole autoreclosure. second timer (AR 3P DEAD TIME 2) can be used for a time-delay autoreclosure.
- AR MULTI-P FAULT: This setting selects a FlexLogic[™] operand that indicates a multi-phase fault. The operand value should be zero for single-phase to ground faults.
- BKR ONE POLE OPEN: This setting selects a FlexLogic[™] operand which indicates that the breaker(s) has opened correctly following a single phase to ground fault and the autoreclose scheme can start timing the single pole dead time (for 1-2 reclose sequence for example, Breaker 1 should trip single pole and Breaker 2 should trip 3 pole).

The scheme has a pre-wired input that indicates breaker(s) status.

- BKR 3 POLE OPEN: This setting selects a FlexLogic[™] operand which indicates that the breaker(s) has opened three
 pole and the autoreclose scheme can start timing the three pole dead time. The scheme has a pre-wired input that indicates breaker(s) status.
- **AR 3-P DEAD TIME 1**: This is the dead time following the first three pole trip. This intentional delay can be used for a high-speed three-pole autoreclose. However, it should be set longer than the estimated de-ionizing time following the three-pole trip.
- **AR 3-P DEAD TIME 2**: This is the dead time following the second three-pole trip or initiated by the AR 3P TD INIT input. This intentional delay is typically used for a time delayed three-pole autoreclose (as opposed to high speed three-pole autoreclose).

5

5-194

- AR 3-P DEAD TIME 3(4): These settings represent the dead time following the third(fourth) three-pole trip.
- AR EXTEND DEAD T 1: This setting selects an operand that will adapt the duration of the dead time for the first shot to the possibility of non-simultaneous tripping at the two line ends. Typically this is the operand set when the communication channel is out of service
- AR DEAD TIME 1 EXTENSION: This timer is used to set the length of the dead time 1 extension for possible nonsimultaneous tripping of the two ends of the line.
- AR RESET: This setting selects the operand that forces the autoreclose scheme from any state to Reset. Typically this
 is a manual reset from lockout, local or remote.
- **AR RESET TIME**: A reset timer output resets the recloser following a successful reclosure sequence. The setting is based on the breaker time which is the minimum time required between successive reclose sequences.
- AR BKR CLOSED: This setting selects an operand that indicates that the breaker(s) are closed at the end of the reset time and the scheme can reset.
- AR BLOCK: This setting selects the operand that blocks the Autoreclose scheme (it can be a sum of conditions such as: time delayed tripping, breaker failure, bus differential protection, etc.). If the block signal is present before autoreclose scheme initiation the AR DISABLED FlexLogic[™] operand will be set. If the block signal occurs when the scheme is in the RIP state the scheme will be sent to Lockout.
- AR PAUSE: The pause input offers the ability to freeze the autoreclose cycle until the pause signal disappears. This
 may be done when a trip occurs and simultaneously or previously, some conditions are detected such as out-of step or
 loss of guard frequency, or a remote transfer trip signal is received. When the 'pause' signal disappears the autoreclose cycle is resumed. This feature can also be used when a transformer is tapped from the protected line and a
 reclose is not desirable until the it is disconnected from the line. In this situation, the reclose scheme is 'paused' until
 the transformer is disconnected.
- AR INCOMPLETE SEQ TIME: This timer is used to set the maximum time interval allowed for a single reclose shot. It is started whenever a reclosure is initiated and is active until the CLOSE BKR1 or CLOSE BKR2 signal is sent. If all conditions allowing a breaker closure are not satisfied when this time expires, the scheme goes to "Lockout". The minimum permissible setting is established by the AR 3-P DEAD TIME 2 timer setting. Settings beyond this will determine the 'wait' time for the breaker to open so that the reclose cycle can continue and/or for the AR PAUSE signal to reset and allow the reclose cycle to continue and/or for the AR BKR1(2) BLK signal to disappear and allow the AR CLOSE BKR1(2) signal to be sent.
- AR BLOCK BKR2: This input selects an operand that will block the reclose command for Breaker 2. This condition
 can be for example: breaker low air pressure, reclose in progress on another line (for the central breaker in a breaker
 and a half arrangement), or a sum of conditions combined in FlexLogic[™].
- AR CLOSE TIME BKR2: This setting represents the closing time for the Breaker 2 from the moment the 'Close' command is sent to the moment the contacts are closed.
- AR TRANSFER 1 TO 2: This setting establishes how the scheme performs when the breaker closing sequence is 1-2 and Breaker 1 is blocked. When set to "Yes" the closing command will be transferred direct to Breaker 2 without waiting the transfer time. When set to "No" the closing command will be blocked by the AR BKR1 BLK signal and the scheme will be sent to Lockout by the incomplete sequence timer.
- AR TRANSFER 2 TO 1: This setting establishes how the scheme performs when the breaker closing sequence is 2-1 and Breaker 2 is blocked. When set to "Yes" the closing command will be transferred direct to Breaker 1 without waiting the transfer time. When set to "No", the closing command will be blocked by the AR BKR2 BLK signal and the scheme will be sent to Lockout by the incomplete sequence timer.
- AR BKR1 FAIL OPTION: This setting establishes how the scheme performs when the breaker closing sequence is 1-2 and Breaker 1 has failed to close. When set to "Continue" the closing command will be transferred to Breaker 2 which will continue the reclosing cycle until successful (the scheme will reset) or unsuccessful (the scheme will go to Lockout). When set to "Lockout" the scheme will go to lockout without attempting to reclose Breaker 2.
- AR BKR2 FAIL OPTION: This setting establishes how the scheme performs when the breaker closing sequence is 2-1 and Breaker 2 has failed to close. When set to "Continue" the closing command will be transferred to Breaker 1 which will continue the reclosing cycle until successful (the scheme will reset) or unsuccessful (the scheme will go to Lockout). When set to "Lockout" the scheme will go to lockout without attempting to reclose Breaker 1.
- AR 1-P DEAD TIME: Set this intentional delay longer than the estimated de-ionizing time after the first single-pole trip.

5

5.6 CONTROL ELEMENTS

- **AR BREAKER SEQUENCE**: This setting selects the breakers reclose sequence: Select "1" for reclose breaker 1 only, "2" for reclose breaker 2 only, "1&2" for reclose both breakers simultaneously, "1-2" for reclose breakers sequentially; Breaker 1 first, and "2-1" for reclose breakers sequentially; Breaker 2 first.
- AR TRANSFER TIME: The transfer time is used only for breaker closing sequence 1-2 or 2-1, when the two breakers are reclosed sequentially. The transfer timer is initiated by a close signal to the first breaker. The transfer timer transfers the reclose signal from the breaker selected to close first to the second breaker. The time delay setting is based on the maximum time interval between the autoreclose signal and the protection trip contact closure assuming a permanent fault (unsuccessful reclose). Therefore, the minimum setting is equal to the maximum breaker closing time plus the maximum line protection operating time plus a suitable margin. This setting will prevent the autoreclose scheme from transferring the close signal to the second breaker unless a successful reclose of the first breaker occurs.






Figure 5–111: SINGLE-POLE AUTORECLOSE LOGIC (Sheet 1 of 3)









Figure 5–114: EXAMPLE RECLOSING SEQUENCE

5.7.1 CONTACT INPUTS



The contact inputs menu contains configuration settings for each contact input as well as voltage thresholds for each group of four contact inputs. Upon startup, the relay processor determines (from an assessment of the installed modules) which contact inputs are available and then display settings for only those inputs.

An alphanumeric ID may be assigned to a contact input for diagnostic, setting, and event recording purposes. The CON-TACT IP X On" (Logic 1) FlexLogic[™] operand corresponds to contact input "X" being closed, while CONTACT IP X Off corresponds to contact input "X" being open. The **CONTACT INPUT DEBNCE TIME** defines the time required for the contact to overcome 'contact bouncing' conditions. As this time differs for different contact types and manufacturers, set it as a maximum contact debounce time (per manufacturer specifications) plus some margin to ensure proper operation. If **CONTACT INPUT EVENTS** is set to "Enabled", every change in the contact input state will trigger an event.

A raw status is scanned for all Contact Inputs synchronously at the constant rate of 0.5 ms as shown in the figure below. The DC input voltage is compared to a user-settable threshold. A new contact input state must be maintained for a user-settable debounce time in order for the L90 to validate the new contact state. In the figure below, the debounce time is set at 2.5 ms; thus the 6th sample in a row validates the change of state (mark no. 1 in the diagram). Once validated (debounced), the contact input asserts a corresponding FlexLogic[™] operand and logs an event as per user setting.

A time stamp of the first sample in the sequence that validates the new state is used when logging the change of the contact input into the Event Recorder (mark no. 2 in the diagram).

Protection and control elements, as well as FlexLogic[™] equations and timers, are executed eight times in a power system cycle. The protection pass duration is controlled by the frequency tracking mechanism. The FlexLogic[™] operand reflecting the debounced state of the contact is updated at the protection pass following the validation (marks no. 3 and 4 on the figure below). The update is performed at the beginning of the protection pass so all protection and control functions, as well as FlexLogic[™] equations, are fed with the updated states of the contact inputs.

5.7 INPUTS/OUTPUTS

The FlexLogic[™] operand response time to the contact input change is equal to the debounce time setting plus up to one protection pass (variable and depending on system frequency if frequency tracking enabled). If the change of state occurs just after a protection pass, the recognition is delayed until the subsequent protection pass; that is, by the entire duration of the protection pass. If the change occurs just prior to a protection pass, the state is recognized immediately. Statistically a delay of half the protection pass is expected. Owing to the 0.5 ms scan rate, the time resolution for the input contact is below 1msec.

For example, 8 protection passes per cycle on a 60 Hz system correspond to a protection pass every 2.1 ms. With a contact debounce time setting of 3.0 ms, the FlexLogicTM operand-assert time limits are: 3.0 + 0.0 = 3.0 ms and 3.0 + 2.1 = 5.1 ms. These time limits depend on how soon the protection pass runs after the debouncing time.

Regardless of the contact debounce time setting, the contact input event is time-stamped with a 1 µs accuracy using the time of the first scan corresponding to the new state (mark no. 2 below). Therefore, the time stamp reflects a change in the DC voltage across the contact input terminals that was not accidental as it was subsequently validated using the debounce timer. Keep in mind that the associated FlexLogic[™] operand is asserted/de-asserted later, after validating the change.

The debounce algorithm is symmetrical: the same procedure and debounce time are used to filter the LOW-HIGH (marks no.1, 2, 3, and 4 in the figure below) and HIGH-LOW (marks no. 5, 6, 7, and 8 below) transitions.




Figure 5–115: INPUT CONTACT DEBOUNCING MECHANISM AND TIME-STAMPING SAMPLE TIMING

Contact inputs are isolated in groups of four to allow connection of wet contacts from different voltage sources for each group. The **CONTACT INPUT THRESHOLDS** determine the minimum voltage required to detect a closed contact input. This value should be selected according to the following criteria: 17 for 24 V sources, 33 for 48 V sources, 84 for 110 to 125 V sources and 166 for 250 V sources.


For example, to use contact input H5a as a status input from the breaker 52b contact to seal-in the trip relay and record it in the Event Records menu, make the following settings changes:

CONTACT INPUT H5A ID: "Breaker Closed (52b)" CONTACT INPUT H5A EVENTS: "Enabled"

Note that the 52b contact is closed when the breaker is open and open when the breaker is closed.

5

5.7.2 VIRTUAL INPUTS



There are 64 virtual inputs that can be individually programmed to respond to input signals from the keypad (Commands menu) and communications protocols. All virtual input operands are defaulted to OFF = 0 unless the appropriate input signal is received. Virtual input states are preserved through a control power loss.

If the VIRTUAL INPUT x FUNCTION is to "Disabled", the input will be forced to 'Off' (Logic 0) regardless of any attempt to alter the input. If set to "Enabled", the input operates as shown on the logic diagram and generates output FlexLogic[™] operands in response to received input signals and the applied settings.

There are two types of operation: Self-Reset and Latched. If **VIRTUAL INPUT x TYPE** is "Self-Reset", when the input signal transits from OFF = 0 to ON = 1, the output operand will be set to ON = 1 for only one evaluation of the FlexLogicTM equations and then return to OFF = 0. If set to "Latched", the virtual input sets the state of the output operand to the same state as the most recent received input, ON = 1 or OFF = 0.



The "Self-Reset" operating mode generates the output operand for a single evaluation of the FlexLogic[™] equations. If the operand is to be used anywhere other than internally in a FlexLogic[™] equation, it will likely have to be lengthened in time. A FlexLogic[™] timer with a delayed reset can perform this function.





Figure 5–116: VIRTUAL INPUTS SCHEME LOGIC

5.7.3 CONTACT OUTPUTS

a) **DIGITAL OUTPUTS**



Upon startup of the relay, the main processor will determine from an assessment of the modules installed in the chassis which contact outputs are available and present the settings for only these outputs.

An ID may be assigned to each contact output. The signal that can **OPERATE** a contact output may be any FlexLogic[™] operand (virtual output, element state, contact input, or virtual input). An additional FlexLogic[™] operand may be used to SEAL-IN the relay. Any change of state of a contact output can be logged as an Event if programmed to do so.

For example, the trip circuit current is monitored by providing a current threshold detector in series with some Form-A contacts (see the trip circuit example in the Digital Elements section). The monitor will set a flag (see the specifications for Form-A). The name of the FlexLogic[™] operand set by the monitor, consists of the output relay designation, followed by the name of the flag; e.g. 'Cont Op 1 IOn' or 'Cont Op 1 IOff'.


In most breaker control circuits, the trip coil is connected in series with a breaker auxiliary contact used to interrupt current flow after the breaker has tripped, to prevent damage to the less robust initiating contact. This can be done by monitoring an auxiliary contact on the breaker which opens when the breaker has tripped, but this scheme is subject to incorrect operation caused by differences in timing between breaker auxiliary contact change-of-state and interruption of current in the trip circuit. The most dependable protection of the initiating contact is provided by directly measuring current in the tripping circuit, and using this parameter to control resetting of the initiating relay. This scheme is often called 'trip seal-in'.

This can be realized in the L90 using the 'Cont Op 1 IOn' FlexLogic[™] operand to seal-in the contact output as follows:

CONTACT OUTPUT H1 ID: "Cont Op 1" **OUTPUT H1 OPERATE:** any suitable FlexLogic[™] operand OUTPUT H1 SEAL-IN: "Cont Op 1 IOn" **CONTACT OUTPUT H1 EVENTS:** "Enabled"

b) LATCHING OUTPUTS

PATH: SETTINGS ⇔ INPUTS/OUTPUTS ⇔ CONTACT OUTPUTS ⇒ CONTACT OUTPUT H1a



5

The L90 latching output contacts are mechanically bi-stable and controlled by two separate (open and close) coils. As such they retain their position even if the relay is not powered up. The relay recognizes all latching output contact cards and populates the setting menu accordingly. On power up, the relay reads positions of the latching contacts from the hardware before executing any other functions of the relay (such as protection and control features or FlexLogic[™]).

The latching output modules, either as a part of the relay or as individual modules, are shipped from the factory with all latching contacts opened. It is highly recommended to double-check the programming and positions of the latching contacts when replacing a module.

Since the relay asserts the output contact and reads back its position, it is possible to incorporate self-monitoring capabilities for the latching outputs. If any latching outputs exhibits a discrepancy, the LATCHING OUTPUT ERROR self-test error is declared. The error is signaled by the LATCHING OUT ERROR FlexLogic[™] operand, event, and target message.

- **OUTPUT H1a OPERATE**: This setting specifies a FlexLogic[™] operand to operate the 'close coil' of the contact. The relay will seal-in this input to safely close the contact. Once the contact is closed and the RESET input is logic 0 (off), any activity of the OPERATE input, such as subsequent chattering, will not have any effect. With both the OPERATE and RESET inputs active (logic 1), the response of the latching contact is specified by the OUTPUT H1A TYPE setting.
- OUTPUT H1a RESET: This setting specifies a FlexLogic[™] operand to operate the 'trip coil' of the contact. The relay • will seal-in this input to safely open the contact. Once the contact is opened and the OPERATE input is logic 0 (off), any activity of the RESET input, such as subsequent chattering, will not have any effect. With both the OPERATE and RESET inputs active (logic 1), the response of the latching contact is specified by the OUTPUT H1A TYPE setting.
- OUTPUT H1a TYPE: This setting specifies the contact response under conflicting control inputs; that is, when both the . OPERATE and RESET signals are applied. With both control inputs applied simultaneously, the contact will close if set to "Operate-dominant" and will open if set to "Reset-dominant".

Application Example 1:

A latching output contact H1a is to be controlled from two user-programmable pushbuttons (buttons number 1 and 2). The following settings should be applied.

Program the Latching Outputs by making the following changes in the SETTINGS ⇔ ↓ INPUTS/OUTPUTS ⇔ ↓ CONTACT OUT-PUTS ⇒ CONTACT OUTPUT H1a menu (assuming an H4L module):

OUTPUT H1a OPERATE: "PUSHBUTTON 1 ON" OUTPUT H1a RESET: "PUSHBUTTON 2 ON"

Program the pushbuttons by making the following changes in the PRODUCT SETUP ⇒ USER-PROGRAMMABLE PUSHBUT-TONS \Rightarrow \bigcirc USER PUSHBUTTON 1 and USER PUSHBUTTON 2 menus:

PUSHBUTTON 1 FUNCTION: "Self-reset"	PUSHBUTTON 2 FUNCTION: "Self-reset"
PUSHBTN 1 DROP-OUT TIME: "0.00 s"	PUSHBTN 2 DROP-OUT TIME: "0.00 s"

Application Example 2:

A relay, having two latching contacts H1a and H1c, is to be programmed. The H1a contact is to be a Type-a contact, while the H1c contact is to be a Type-b contact (Type-a means closed after exercising the operate input; Type-b means closed after exercising the reset input). The relay is to be controlled from virtual outputs: VO1 to operate and VO2 to reset.

Program the Latching Outputs by making the following changes in the SETTINGS ⇔ ↓ INPUTS/OUTPUTS ⇔ ↓ CONTACT OUT-PUTS
CONTACT OUTPUT H1a and CONTACT OUTPUT H1c menus (assuming an H4L module):

OUTPUT H1a OPERATE: "VO1"	
OUTPUT H1a RESET: "VO2"	

OUTPUT H1c OPERATE: "VO2" OUTPUT H1c RESET: "VO1"

Since the two physical contacts in this example are mechanically separated and have individual control inputs, they will not operate at exactly the same time. A discrepancy in the range of a fraction of a maximum operating time may occur. Therefore, a pair of contacts programmed to be a multi-contact relay will not guarantee any specific sequence of operation (such as make before break). If required, the sequence of operation must be programmed explicitly by delaying some of the control inputs as shown in the next application example.

Application Example 3:

A make before break functionality must be added to the preceding example. An overlap of 20 ms is required to implement this functionality as described below:

5

Write the following FlexLogic[™] equation (EnerVista UR Setup example shown):

FLEXLOGIC ENTRY	ТҮРЕ	SYNTAX			
View Graphic	View	View			
FlexLogic Entry 1	Read Virtual Outputs On	Virt Op 1 On (VO1)			
FlexLogic Entry 2	TIMER	TIMER Timer 1			
FlexLogic Entry 3	Write Virtual Output[Assign]	rite Virtual Output[Assign] = Virt Op 3 (VO3)			
FlexLogic Entry 4	Read Virtual Outputs On	Virt Op 2 On (VO2)			
FlexLogic Entry 5	TIMER	Timer 2			
FlexLogic Entry 6	Write Virtual Output[Assign] = Virt Op 4 (VO4)				
FlexLogic Entry 7	End of List				

Both timers (Timer 1 and Timer 2) should be set to 20 ms pickup and 0 ms dropout.

Program the Latching Outputs by making the following changes in the **SETTINGS** \Rightarrow \oplus **INPUTS/OUTPUTS** \Rightarrow \oplus **CONTACT OUTPUT H1a** and **CONTACT OUTPUT H1c** menus (assuming an H4L module):

OUTPUT H1a OPERATE: "VO1" OUTPUT H1a RESET: "VO4" OUTPUT H1c OPERATE: "VO2" OUTPUT H1c RESET: "VO3"

Application Example 4:

A latching contact H1a is to be controlled from a single virtual output VO1. The contact should stay closed as long as VO1 is high, and should stay opened when VO1 is low. Program the relay as follows.


Write the following FlexLogic[™] equation (EnerVista UR Setup example shown):

🔤 FlexLogic Equation Editor // D60 with Pushbuttons.urs : C:\Prog 💶 🗖 🗙					
FLEXLOGIC ENTRY	ТҮРЕ	SYNTAX			
View Graphic	View	View			
FlexLogic Entry 1	Read Virtual Outputs On	Virt Op 1 On (VO1)			
FlexLogic Entry 2	NOT	1 Input			
FlexLogic Entry 3	Write Virtual Output[Assign]	= Virt Op 2 (VO2)			
FlexLogic Entry 4 End of List					
D60 with Pushbuttons.urs FlexLogic					

Program the Latching Outputs by making the following changes in the SETTINGS \Rightarrow \Downarrow INPUTS/OUTPUTS \Rightarrow \Diamond CONTACT OUTPUTS \Rightarrow \Diamond CONTACT OUTPUT H1a menu (assuming an H4L module):

OUTPUT H1a OPERATE: "VO1" OUTPUT H1a RESET: "VO2"

5.7.4 VIRTUAL OUTPUTS



There are 96 virtual outputs that may be assigned via FlexLogic[™]. If not assigned, the output will be forced to 'OFF' (Logic 0). An ID may be assigned to each virtual output. Virtual outputs are resolved in each pass through the evaluation of the FlexLogic[™] equations. Any change of state of a virtual output can be logged as an event if programmed to do so.

For example, if Virtual Output 1 is the trip signal from FlexLogic[™] and the trip relay is used to signal events, the settings would be programmed as follows:

VIRTUAL OUTPUT 1 ID: "Trip" VIRTUAL OUTPUT 1 EVENTS: "Disabled"

a) REMOTE INPUTS/OUTPUTS OVERVIEW

Remote inputs and outputs provide a means of exchanging digital state information between Ethernet-networked devices. The IEC 61850 GSSE (Generic Substation State Event) and GOOSE (Generic Object Oriented Substation Event) standards are used.



The IEC 61850 specification requires that communications between devices be implemented on Ethernet. For UR-series relays, Ethernet communications is provided only all CPU modules except type 9E.

The sharing of digital point state information between GSSE/GOOSE equipped relays is essentially an extension to Flex-Logic[™], allowing distributed FlexLogic[™] by making operands available to/from devices on a common communications network. In addition to digital point states, GSSE/GOOSE messages identify the originator of the message and provide other information required by the communication specification. All devices listen to network messages and capture data only from messages that have originated in selected devices.

IEC 61850 GSSE messages are compatible with UCA GOOSE messages and contain a fixed set of digital points. IEC 61850 GOOSE messages can, in general, contain any configurable data items. When used by the remote input/output feature, IEC 61850 GOOSE messages contain the same data as GSSE messages.

Both GSSE and GOOSE messages are designed to be short, reliable, and high priority. GOOSE messages have additional advantages over GSSE messages due to their support of VLAN (virtual LAN) and Ethernet priority tagging functionality. The GSSE message structure contains space for 128 bit pairs representing digital point state information. The IEC 61850 specification provides 32 "DNA" bit pairs that represent the state of two pre-defined events and 30 user-defined events. All remaining bit pairs are "UserSt" bit pairs, which are status bits representing user-definable events. The L90 implementation provides 32 of the 96 available UserSt bit pairs.

The IEC 61850 specification includes features that are used to cope with the loss of communication between transmitting and receiving devices. Each transmitting device will send a GSSE/GOOSE message upon a successful power-up, when the state of any included point changes, or after a specified interval (the *default update* time) if a change-of-state has not occurred. The transmitting device also sends a 'hold time' which is set greater than three times the programmed default time required by the receiving device.

Receiving devices are constantly monitoring the communications network for messages they require, as recognized by the identification of the originating device carried in the message. Messages received from remote devices include the message *time allowed to live*. The receiving relay sets a timer assigned to the originating device to this time interval, and if it has not received another message from this device at time-out, the remote device is declared to be non-communicating, so it will use the programmed default state for all points from that specific remote device. If a message is received from a remote device before the *time allowed to live* expires, all points for that device are updated to the states contained in the message and the hold timer is restarted. The status of a remote device, where "Offline" indicates non-communicating, can be displayed.

The remote input/output facility provides for 32 remote inputs and 64 remote outputs.

The L90 provides an additional method of sharing digital point state information among different relays: direct messages. Direct messages are only used between UR-series relays inter-connected via dedicated type 7X communications modules, usually between substations. The digital state data conveyed by direct messages are 'direct inputs' and 'direct outputs'.

b) DIRECT MESSAGES

Direct messages are only used between UR-series relays containing the 7X UR communications module (for example, the L90). These messages are transmitted every one-half of the power frequency cycle (10 ms for 50 Hz and 8.33 ms for 60 Hz) This facility is of particular value for pilot schemes and transfer tripping. Direct messaging is available on both single channel and dual channel communications modules. The inputs and outputs on communications channel No. 1 are numbered 1-1 through 1-8, and the inputs and outputs on communications channel No. 2 are numbered 2-1 through 2-8.




Settings associated with Direct Messages are automatically presented in accordance with the number of channels provided in the communications module in a specific relay.

c) LOCAL DEVICES: DEVICE ID FOR TRANSMITTING GSSE MESSAGES

In a L90 relay, the device ID that identifies the originator of the message is programmed in the SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow \Downarrow INSTALLATION \Rightarrow \Downarrow RELAY NAME setting.

d) REMOTE DEVICES: DEVICE ID FOR RECEIVING GSSE MESSAGES

PATH: SETTINGS ⇒ ⊕ INPUTS/OUTPUTS ⇒ ⊕ REMOTE DEVICE ⇒ REMOTE DEVICE 1(16)



Sixteen remote devices, numbered from 1 to 16, can be selected for setting purposes. A receiving relay must be programmed to capture messages from only those originating remote devices of interest. This setting is used to select specific remote devices by entering (bottom row) the exact identification (ID) assigned to those devices.

The **REMOTE DEVICE 1(16) VLAN ID** and **REMOTE DEVICE 1(16) ETYPE APPID** settings are only used with GOOSE messages; they are not applicable to GSSE messages. The **REMOTE DEVICE 1(16) VLAN ID** setting identifies the virtual LAN on which the remote device is sending the GOOSE message. The **REMOTE DEVICE 1(16) ETYPE APPID** setting identifies the Ethernet application identification in the GOOSE message. These settings should match the corresponding settings on the sending device.

5.7.6 REMOTE INPUTS

REMOTE INPUT 1 Range: up to 12 alphanumeric characters REMOTE INPUT 1 TD: Remote Ip 1 Range: 1 to 16 inclusive REMOTE IN 1 DEVICE: MESSAGE Remote Device 1 Range: None, DNA-1 to DNA-32, UserSt-1 to UserSt-32 REMOTE IN 1 BIT MESSAGE PAIR: None Range: On, Off, Latest/On, Latest/Off REMOTE IN 1 DEFAULT MESSAGE STATE: Off Range: Disabled, Enabled REMOTE IN 1 MESSAGE EVENTS: Disabled

PATH: SETTINGS ⇔ INPUTS/OUTPUTS ⇔ IREMOTE INPUTS ⇔ REMOTE INPUT 1(32)

Remote Inputs which create FlexLogic[™] operands at the receiving relay, are extracted from GSSE/GOOSE messages originating in remote devices. The relay provides 32 remote inputs, each of which can be selected from a list consisting of 64 selections: DNA-1 through DNA-32 and UserSt-1 through UserSt-32. The function of DNA inputs is defined in the IEC 61850 specification and is presented in the IEC 61850 DNA Assignments table in the *Remote Outputs* section. The function of UserSt inputs is defined by the user selection of the FlexLogic[™] operand whose state is represented in the GSSE/GOOSE message. A user must program a DNA point from the appropriate FlexLogic[™] operand.

Remote Input 1 must be programmed to replicate the logic state of a specific signal from a specific remote device for local use. This programming is performed via the three settings shown above.

The **REMOTE INPUT 1 ID** setting allows the user to assign descriptive text to the remote input. The **REMOTE IN 1 DEVICE** setting selects the number (1 to 16) of the remote device which originates the required signal, as previously assigned to the remote device via the setting **REMOTE DEVICE** *NN* **ID** (see the *Remote Devices* section). **REMOTE IN 1 BIT PAIR** selects the specific bits of the GSSE/GOOSE message required.

The **REMOTE IN 1 DEFAULT STATE** setting selects the logic state for this point if the local relay has just completed startup or the remote device sending the point is declared to be non-communicating. The following choices are available:

- Setting **REMOTE IN 1 DEFAULT STATE** to "On" value defaults the input to Logic 1.
- Setting **REMOTE IN 1 DEFAULT STATE** to "Off" value defaults the input to Logic 0.

- Setting REMOTE IN 1 DEFAULT STATE to "Latest/On" freezes the input in case of lost communications. If the latest state is
 not known, such as after relay power-up but before the first communication exchange, the input will default to Logic 1.
 When communication resumes, the input becomes fully operational.
- Setting **REMOTE IN 1 DEFAULT STATE** to "Latest/Off" freezes the input in case of lost communications. If the latest state is not known, such as after relay power-up but before the first communication exchange, the input will default to Logic 0. When communication resumes, the input becomes fully operational.

For additional information on GSSE/GOOOSE messaging, refer to the *Remote Devices* section in this chapter.

5.7.7 REMOTE OUTPUTS

a) DNA BIT PAIRS

PATH: SETTINGS ⇔ ♣ INPUTS/OUTPUTS ⇔ ♣ REMOTE OUTPUTS DNA BIT PAIRS ⇔ REMOTE OUPUTS DNA- 1(32) BIT PAIR



Remote outputs (1 to 32) are FlexLogic[™] operands inserted into GSSE/GOOSE messages that are transmitted to remote devices on a LAN. Each digital point in the message must be programmed to carry the state of a specific FlexLogic[™] operand. The above operand setting represents a specific DNA function (as shown in the following table) to be transmitted.

Table 5–22: IEC 61850 DNA ASSIGNMENTS

DNA	IEC 61850 DEFINITION	FLEXLOGIC [™] OPERAND
1	Test	IEC 61850 TEST MODE
2	ConfRev	IEC 61850 CONF REV

b) USERST BIT PAIRS

PATH: SETTINGS ⇔ ♣ INPUTS/OUTPUTS ⇔ ♣ REMOTE OUTPUTS UserSt BIT PAIRS ⇔ REMOTE OUTPUTS UserSt- 1(32) BIT PAIR

 REMOTE OUTPUTS UserSt- 1 BIT PAIR 	UserSt- 1 OPERAND: Off	Range:	FlexLogic™ operand
MESSAGE	UserSt- 1 EVENTS: Disabled	Range:	Disabled, Enabled

Remote outputs 1 to 32 originate as GSSE/GOOSE messages to be transmitted to remote devices. Each digital point in the message must be programmed to carry the state of a specific FlexLogic[™] operand. The setting above is used to select the operand which represents a specific UserSt function (as selected by the user) to be transmitted.

The following setting represents the time between sending GSSE/GOOSE messages when there has been no change of state of any selected digital point. This setting is located in the **PRODUCT SETUP** \Rightarrow \oplus **COMMUNICATIONS** \Rightarrow \oplus **IEC 61850 PROTO-COL** \Rightarrow \oplus **GSSE/GOOSE CONFIGURATION** settings menu.

DEFAULT GSSE/GOOSE	Range
UPDATE TIME: 60 s	

ange: 1 to 60 s in steps of 1

The following setting determines whether remote input/output data is transported using IEC 61850 GSSE or IEC 61850 GOOSE messages. If GOOSE is selected, the VLAN and APPID settings should be set accordingly. If GSSE is selected, the VLAN and APPID settings are not relevant. This setting is located in the **PRODUCT SETUP** \Rightarrow \oplus **COMMUNICATIONS** \Rightarrow \oplus **IEC 61850 PROTOCOL** \Rightarrow \oplus **GSSE/GOOSE CONFIGURATION** menu.

REMOTE I/O TRANSFER	Range: GOOSE, GSSE, None
METHOD: GSSE	



For more information on GSSE/GOOSE messaging, refer to *Remote Inputs/Outputs Overview* in the *Remote Devices* section.

a) **DESCRIPTION**

The relay provides eight direct inputs conveyed on communications channel 1 (numbered 1-1 through 1-8) and eight direct inputs conveyed on communications channel 2 (on three-terminal systems only, numbered 2-1 through 2-8). The user must program the remote relay connected to channels 1 and 2 of the local relay by assigning the desired FlexLogic[™] operand to be sent via the selected communications channel.

This relay allows the user to create distributed protection and control schemes via dedicated communications channels. Some examples are directional comparison pilot schemes and transfer tripping. It should be noted that failures of communications channels will affect direct input/output functionality. The 87L function must be enabled to utilize the direct inputs.

Direct input/output FlexLogic[™] operands to be used at the local relay are assigned as follows:


Direct input/output 1-1 through direct input/output 1-8 for communications channel 1 Direct input/output 2-1 through direct input/output 2-8 for communications channel 2 (three-terminal systems only)



On the two-terminal, two channel system (redundant channel), direct inputs 1-1 to 1-8 are send over both channels simultaneously and are received separately as direct outputs 1-1 to 1-8 at channel 1 and direct outputs 2-1 to 2-8 at channel 2. Therefore, to take advantage of redundancy, the respective operands from channel 1 and 2 can be ORed with FlexLogic[™] or mapped separately.

b) **DIRECT INPUTS**


PATH: SETTINGS \mathbbm{A} INPUTS/OUTPUTS $\Rightarrow \mathbbm{A}$ DIRECT \Rightarrow DIRECT INPUTS




The **DIRECT INPUT 1-1 DEFAULT** setting selects the logic state of this particular bit used for this point if the local relay has just completed startup or the local communications channel is declared to have failed. Setting **DIRECT INPUT 1-X DEFAULT** to "On" means that the corresponding local FlexLogic[™] operand (DIRECT I/P 1-x) will have logic state "1" on relay startup or during communications channel failure. When the channel is restored, the operand logic state reflects the actual state of the corresponding remote direct output.

c) **DIRECT OUTPUTS**

PATH: SETTINGS ${\mathbb Q}$ INPUTS/OUTPUTS ${\Rightarrow}\, {\mathbb Q}$ DIRECT ${\Rightarrow}\, {\mathbb Q}$ DIRECT OUTPUTS



The relay provides eight direct outputs conveyed on communications channel 1, numbered 1-1 through 1-8 and eight direct outputs conveyed on communications channel 2, numbered 2-1 through 2-8. Each digital point in the message must be programmed to carry the state of a specific FlexLogic[™] operand. The setting above is used to select the operand which represents a specific function (as selected by the user) to be transmitted.



PATH: SETTINGS ⇔ ♣ INPUTS/OUTPUTS ⇔ ♣ RESETTING




Some events can be programmed to latch the faceplate LED event indicators and the target message on the display. Once set, the latching mechanism will hold all of the latched indicators or messages in the set state after the initiating condition has cleared until a RESET command is received to return these latches (not including FlexLogic[™] latches) to the reset state. The RESET command can be sent from the faceplate Reset button, a remote device via a communications channel, or any programmed operand.

When the RESET command is received by the relay, two FlexLogic[™] operands are created. These operands, which are stored as events, reset the latches if the initiating condition has cleared. The three sources of RESET commands each create the RESET OP FlexLogic[™] operand. Each individual source of a RESET command also creates its individual operand RESET OP (PUSHBUTTON), RESET OP (COMMS) or RESET OP (OPERAND) to identify the source of the command. The setting shown above selects the operand that will create the RESET OP (OPERAND) operand.

5.7.9 RESETTING

5.8.1 DCMA INPUTS



Hardware and software is provided to receive signals from external transducers and convert these signals into a digital format for use as required. The relay will accept inputs in the range of -1 to +20 mA DC, suitable for use with most common transducer output ranges; all inputs are assumed to be linear over the complete range. Specific hardware details are contained in Chapter 3.

Before the dcmA input signal can be used, the value of the signal measured by the relay must be converted to the range and quantity of the external transducer primary input parameter, such as DC voltage or temperature. The relay simplifies this process by internally scaling the output from the external transducer and displaying the actual primary parameter.

dcmA input channels are arranged in a manner similar to CT and VT channels. The user configures individual channels with the settings shown here.


The channels are arranged in sub-modules of two channels, numbered from 1 through 8 from top to bottom. On power-up, the relay will automatically generate configuration settings for every channel, based on the order code, in the same general manner that is used for CTs and VTs. Each channel is assigned a slot letter followed by the row number, 1 through 8 inclusive, which is used as the channel number. The relay generates an actual value for each available input channel.

Settings are automatically generated for every channel available in the specific relay as shown above for the first channel of a type 5F transducer module installed in slot H.

The function of the channel may be either "Enabled" or "Disabled". If "Disabled", no actual values are created for the channel. An alphanumeric "ID" is assigned to each channel; this ID will be included in the channel actual value, along with the programmed units associated with the parameter measured by the transducer, such as volts, °C, megawatts, etc. This ID is also used to reference the channel as the input parameter to features designed to measure this type of parameter. The **DCMA INPUT H1 RANGE** setting specifies the mA DC range of the transducer connected to the input channel.

The DCMA INPUT H1 MIN VALUE and DCMA INPUT H1 MAX VALUE settings are used to program the span of the transducer in primary units. For example, a temperature transducer might have a span from 0 to 250°C; in this case the DCMA INPUT H1 MIN VALUE value is "0" and the DCMA INPUT H1 MAX VALUE value is "250". Another example would be a watts transducer with a span from -20 to +180 MW; in this case the DCMA INPUT H1 MIN VALUE value would be "-20" and the DCMA INPUT H1 MAX VALUE value "180". Intermediate values between the min and max values are scaled linearly.

PATH: SETTINGS ⇔ ♣ TRANSDUCER I/O ⇔ ♣ RTD INPUTS ⇒ RTD INPUT H1(U8)



Hardware and software is provided to receive signals from external resistance temperature detectors and convert these signals into a digital format for use as required. These channels are intended to be connected to any of the RTD types in common use. Specific hardware details are contained in Chapter 3.

RTD input channels are arranged in a manner similar to CT and VT channels. The user configures individual channels with the settings shown here.


The channels are arranged in sub-modules of two channels, numbered from 1 through 8 from top to bottom. On power-up, the relay will automatically generate configuration settings for every channel, based on the order code, in the same general manner that is used for CTs and VTs. Each channel is assigned a slot letter followed by the row number, 1 through 8 inclusive, which is used as the channel number. The relay generates an actual value for each available input channel.

Settings are automatically generated for every channel available in the specific relay as shown above for the first channel of a type 5C transducer module installed in slot H.

The function of the channel may be either "Enabled" or "Disabled". If "Disabled", there will not be an actual value created for the channel. An alphanumeric ID is assigned to the channel; this ID will be included in the channel actual values. It is also used to reference the channel as the input parameter to features designed to measure this type of parameter. Selecting the type of RTD connected to the channel configures the channel.

Actions based on RTD overtemperature, such as trips or alarms, are done in conjunction with the FlexElements[™] feature. In FlexElements[™], the operate level is scaled to a base of 100°C. For example, a trip level of 150°C is achieved by setting the operate level at 1.5 pu. FlexElement[™] operands are available to FlexLogic[™] for further interlocking or to operate an output contact directly.

5.8.3 DCMA OUTPUTS



PATH: SETTINGS ⇔ ⊕ TRANSDUCER I/O ⇔ ⊕ DCMA OUTPUTS ⇔ DCMA OUTPUT H1(U8)

Hardware and software is provided to generate dcmA signals that allow interfacing with external equipment. Specific hardware details are contained in Chapter 3. The dcmA output channels are arranged in a manner similar to transducer input or CT and VT channels. The user configures individual channels with the settings shown below.

The channels are arranged in sub-modules of two channels, numbered 1 through 8 from top to bottom. On power-up, the relay automatically generates configuration settings for every channel, based on the order code, in the same manner used for CTs and VTs. Each channel is assigned a slot letter followed by the row number, 1 through 8 inclusive, which is used as the channel number.

Both the output range and a signal driving a given output are user-programmable via the following settings menu (an example for channel M5 is shown).

5.8 TRANSDUCER INPUTS/OUTPUTS

The relay checks the driving signal (*x* in equations below) for the minimum and maximum limits, and subsequently rescales so the limits defined as **MIN VAL** and **MAX VAL** match the output range of the hardware defined as **RANGE**. The following equation is applied:


$$I_{out} = \begin{cases} I_{min} & \text{if } x < \text{MIN VAL} \\ I_{max} & \text{if } x > \text{MAX VAL} \\ k(x - \text{MIN VAL}) + I_{min} & \text{otherwise} \end{cases}$$
(EQ 5.24)

where: x is a driving signal specified by the SOURCE setting I_{min} and I_{max} are defined by the RANGE setting

k is a scaling constant calculated as:

$$k = \frac{I_{max} - I_{min}}{MAX VAL - MIN VAL}$$
(EQ 5.25)

The feature is intentionally inhibited if the MAX VAL and MIN VAL settings are entered incorrectly, e.g. when MAX VAL – MIN VAL < 0.1 pu. The resulting characteristic is illustrated in the following figure.



The dcmA output settings are described below.

- DCMA OUTPUT H1 SOURCE: This setting specifies an internal analog value to drive the analog output. Actual values (FlexAnalog parameters) such as power, current amplitude, voltage amplitude, power factor, etc. can be configured as sources driving dcmA outputs. Refer to Appendix A for a complete list of FlexAnalog parameters.
- **DCMA OUTPUT H1 RANGE**: This setting allows selection of the output range. Each dcmA channel may be set independently to work with different ranges. The three most commonly used output ranges are available.
- DCMA OUTPUT H1 MIN VAL: This setting allows setting the minimum limit for the signal that drives the output. This setting is used to control the mapping between an internal analog value and the output current (see the following examples). The setting is entered in per-unit values. The base units are defined in the same manner as the FlexElement[™] base units.
- DCMA OUTPUT H1 MAX VAL: This setting allows setting the maximum limit for the signal that drives the output. This setting is used to control the mapping between an internal analog value and the output current (see the following examples). The setting is entered in per-unit values. The base units are defined in the same manner as the FlexElement[™] base units.



The DCMA OUTPUT H1 MIN VAL and DCMA OUTPUT H1 MAX VAL settings are ignored for power factor base units (i.e. if the DCMA OUTPUT H1 SOURCE is set to FlexAnalog value based on power factor measurement).

Three application examples are described below.

EXAMPLE 1:

A three phase active power on a 13.8 kV system measured via UR-series relay source 1 is to be monitored by the dcmA H1 output of the range of –1 to 1 mA. The following settings are applied on the relay: CT ratio = 1200:5, VT secondary 115, VT connection is delta, and VT ratio = 120. The nominal current is 800 A primary and the nominal power factor is 0.90. The power is to be monitored in both importing and exporting directions and allow for 20% overload compared to the nominal.

The nominal three-phase power is:

$$P = \sqrt{3 \times 13.8} \text{ kV} \times 0.8 \text{ kA} \times 0.9 = 17.21 \text{ MW}$$
 (EQ 5.26)

The three-phase power with 20% overload margin is:

$$P_{max} = 1.2 \times 17.21 \text{ MW} = 20.65 \text{ MW}$$
 (EQ 5.27)

The base unit for power (refer to the FlexElements section in this chapter for additional details) is:

$$P_{BASF} = 115 \text{ V} \times 120 \times 1.2 \text{ kA} = 16.56 \text{ MW}$$
 (EQ 5.28)

The minimum and maximum power values to be monitored (in pu) are:

minimum power =
$$\frac{-20.65 \text{ MW}}{16.56 \text{ MW}}$$
 = -1.247 pu, maximum power = $\frac{20.65 \text{ MW}}{16.56 \text{ MW}}$ = 1.247 pu (EQ 5.29)

The following settings should be entered:

DCMA OUTPUT H1 SOURCE: "SRC 1 P" DCMA OUTPUT H1 RANGE: "-1 to 1 mA" DCMA OUTPUT H1 MIN VAL: "-1.247 pu" DCMA OUTPUT H1 MAX VAL: "1.247 pu"

With the above settings, the output will represent the power with the scale of 1 mA per 20.65 MW. The worst-case error for this application can be calculated by superimposing the following two sources of error:

- $\pm 0.5\%$ of the full scale for the analog output module, or $\pm 0.005 \times (1 (-1)) \times 20.65$ MW $= \pm 0.207$ MW
- ±1% of reading error for the active power at power factor of 0.9

For example at the reading of 20 MW, the worst-case error is 0.01×20 MW + 0.207 MW = 0.407 MW.

EXAMPLE 2:

The phase A current (true RMS value) is to be monitored via the H2 current output working with the range from 4 to 20 mA. The CT ratio is 5000:5 and the maximum load current is 4200 A. The current should be monitored from 0 A upwards, allowing for 50% overload.

The phase current with the 50% overload margin is:

$$I_{max} = 1.5 \times 4.2 \text{ kA} = 6.3 \text{ kA}$$
 (EQ 5.30)

The base unit for current (refer to the FlexElements section in this chapter for additional details) is:

$$I_{BASE} = 5 \text{ kA} \tag{EQ 5.31}$$

The minimum and maximum power values to be monitored (in pu) are:

minimum current
$$=$$
 $\frac{0 \text{ kA}}{5 \text{ kA}} = 0 \text{ pu}$, maximum current $=$ $\frac{6.3 \text{ kA}}{5 \text{ kA}} = 1.26 \text{ pu}$ (EQ 5.32)

The following settings should be entered:

```
DCMA OUTPUT H2 SOURCE: "SRC 1 la RMS"
DCMA OUTPUT H2 RANGE: "4 to 20 mA"
DCMA OUTPUT H2 MIN VAL: "0.000 pu"
DCMA OUTPUT H2 MAX VAL: "1.260 pu"
```

The worst-case error for this application could be calculated by superimposing the following two sources of error:

- ±0.5% of the full scale for the analog output module, or $\pm 0.005 \times (20 4) \times 6.3$ kA = ± 0.504 kA
- ±0.25% of reading or ±0.1% of rated (whichever is greater) for currents between 0.1 and 2.0 of nominal

5.8 TRANSDUCER INPUTS/OUTPUTS

For example, at the reading of 4.2 kA, the worst-case error is max(0.0025×4.2 kA, 0.001×5 kA) + 0.504 kA = 0.515 kA.

EXAMPLE 3:

A positive-sequence voltage on a 400 kV system measured via Source 2 is to be monitored by the dcmA H3 output with a range of 0 to 1 mA. The VT secondary setting is 66.4 V, the VT ratio setting is 6024, and the VT connection setting is "Delta". The voltage should be monitored in the range from 70% to 110% of nominal.

The minimum and maximum positive-sequence voltages to be monitored are:

$$V_{min} = 0.7 \times \frac{400 \text{ kV}}{\sqrt{3}} = 161.66 \text{ kV}, \quad V_{max} = 1.1 \times \frac{400 \text{ kV}}{\sqrt{3}} = 254.03 \text{ kV}$$
 (EQ 5.33)

The base unit for voltage (refer to the FlexElements section in this chapter for additional details) is:

$$V_{BASE} = 0.0664 \text{ kV} \times 6024 = 400 \text{ kV}$$
 (EQ 5.34)

The minimum and maximum voltage values to be monitored (in pu) are:

minimum voltage =
$$\frac{161.66 \text{ kV}}{400 \text{ kV}}$$
 = 0.404 pu, maximum voltage = $\frac{254.03 \text{ kV}}{400 \text{ kV}}$ = 0.635 pu (EQ 5.35)

The following settings should be entered:

DCMA OUTPUT H3 SOURCE: "SRC 2 V_1 mag" DCMA OUTPUT H3 RANGE: "0 to 1 mA" DCMA OUTPUT H3 MIN VAL: "0.404 pu" DCMA OUTPUT H3 MAX VAL: "0.635 pu"

The limit settings differ from the expected 0.7 pu and 1.1 pu because the relay calculates the positive-sequence quantities scaled to the phase-to-ground voltages, even if the VTs are connected in "Delta" (refer to the *Metering Conventions* section in Chapter 6), while at the same time the VT nominal voltage is 1 pu for the settings. Consequently the settings required in this example differ from naturally expected by the factor of $\sqrt{3}$.


The worst-case error for this application could be calculated by superimposing the following two sources of error:

- ±0.5% of the full scale for the analog output module, or $\pm 0.005 \times (1-0) \times 254.03$ kV = ± 1.27 kV
- ±0.5% of reading

For example, under nominal conditions, the positive-sequence reads 230.94 kV and the worst-case error is 0.005 x 230.94 kV + 1.27 kV = 2.42 kV.

5.9.1 TEST MODE

PATH: SETTINGS ⇒ ¹/₄ TESTING ⇒ TEST MODE



The relay provides test settings to verify that functionality using simulated conditions for contact inputs and outputs. The Test Mode is indicated on the relay faceplate by a flashing Test Mode LED indicator.

To initiate the Test mode, the **TEST MODE FUNCTION** setting must be "Enabled" and the **TEST MODE INITIATE** setting must be set to Logic 1. In particular:


- To initiate Test Mode through relay settings, set **TEST MODE INITIATE** to "On". The Test Mode starts when the **TEST MODE FUNCTION** setting is changed from "Disabled" to "Enabled".
- To initiate Test Mode through a user-programmable condition, such as FlexLogic[™] operand (pushbutton, digital input, communication-based input, or a combination of these), set **TEST MODE FUNCTION** to "Enabled" and set **TEST MODE INI-TIATE** to the desired operand. The Test Mode starts when the selected operand assumes a Logic 1 state.

When in Test Mode, the L90 remains fully operational, allowing for various testing procedures. In particular, the protection and control elements, FlexLogic[™], and communication-based inputs and outputs function normally.

The only difference between the normal operation and the Test Mode is the behavior of the input and output contacts. The former can be forced to report as open or closed or remain fully operational; the latter can be forced to open, close, freeze, or remain fully operational. The response of the digital input and output contacts to the Test Mode is programmed individually for each input and output using the Force Contact Inputs and Force Contact Outputs test functions described in the following sections.

5.9.2 FORCE CONTACT INPUTS

PATH: SETTINGS \Rightarrow ⁽¹⁾, TESTING \Rightarrow ⁽¹⁾, FORCE CONTACT INPUTS




The relay digital inputs (contact inputs) could be pre-programmed to respond to the Test Mode in the following ways:

- If set to "Disabled", the input remains fully operational. It is controlled by the voltage across its input terminals and can be turned on and off by external circuitry. This value should be selected if a given input must be operational during the test. This includes, for example, an input initiating the test, or being a part of a user pre-programmed test sequence.
- If set to "Open", the input is forced to report as opened (Logic 0) for the entire duration of the Test Mode regardless of the voltage across the input terminals.
- If set to "Closed", the input is forced to report as closed (Logic 1) for the entire duration of the Test Mode regardless of the voltage across the input terminals.

The Force Contact Inputs feature provides a method of performing checks on the function of all contact inputs. Once enabled, the relay is placed into Test Mode, allowing this feature to override the normal function of contact inputs. The Test Mode LED will be On, indicating that the relay is in Test Mode. The state of each contact input may be programmed as "Disabled", "Open", or "Closed". All contact input operations return to normal when all settings for this feature are disabled.

5.9.3 FORCE CONTACT OUTPUTS

PATH: SETTINGS \Rightarrow \bigcirc TESTING \Rightarrow \bigcirc FORCE CONTACT OUTPUTS



The relay contact outputs can be pre-programmed to respond to the Test Mode.

If set to "Disabled", the contact output remains fully operational. If operates when its control operand is Logic 1 and will resets when its control operand is Logic 0. If set to "Energize", the output will close and remain closed for the entire duration of the Test Mode, regardless of the status of the operand configured to control the output contact. If set to "De-energize", the output will open and remain opened for the entire duration of the Test Mode regardless of the status of the operand configured to control the output contact. If set to "Freeze", the output retains its position from before entering the Test Mode, regardless of the status of the operand configured to control the status of the operand configured to control the status of the operand configured to control the status of the operand configured to control the output contact.

These settings are applied two ways. First, external circuits may be tested by energizing or de-energizing contacts. Second, by controlling the output contact state, relay logic may be tested and undesirable effects on external circuits avoided.

Example 1: Initiating a Test from User-Programmable Pushbutton 1

The Test Mode should be initiated from User-Programmable Pushbutton 1. The pushbutton will be programmed as "Latched" (pushbutton pressed to initiate the test, and pressed again to terminate the test). During the test, Digital Input 1 should remain operational, Digital Inputs 2 and 3 should open, and Digital Input 4 should close. Also, Contact Output 1 should freeze, Contact Output 2 should open, Contact Output 3 should close, and Contact Output 4 should remain fully operational. The required settings are shown below.

To enable User-Programmable Pushbutton 1 to initiate the Test mode, make the following changes in the SETTINGS \Rightarrow TESTING \Rightarrow TEST MODE menu:

TEST MODE FUNCTION: "Enabled" and TEST MODE INITIATE: "PUSHBUTTON 1 ON"

Make the following changes to configure the Contact I/Os. In the SETTINGS \Rightarrow \oplus TESTING \Rightarrow \oplus FORCE CONTACT INPUTS and FORCE CONTACT INPUTS menus, set:

FORCE Cont Ip 1: "Disabled", FORCE Cont Ip 2: "Open", FORCE Cont Ip 3: "Open", and FORCE Cont Ip 4: "Closed" FORCE Cont Op 1: "Freeze", FORCE Cont Op 2: "De-energized", FORCE Cont Op 3: "Open", and FORCE Cont Op 4: "Disabled"

Example 2: Initiating a Test from User-Programmable Pushbutton 1 or through Remote Input 1


The Test should be initiated locally from User-Programmable Pushbutton 1 or remotely through Remote Input 1. Both the pushbutton and the remote input will be programmed as "Latched". The required settings are shown below.


Write the following FlexLogic[™] equation (EnerVista UR Setup example shown):

💳 FlexLogic Equation Editor // D60 with Pushbuttons.urs : C:\Pro 💶 🗖 🗙					
FLEXLOGIC ENTRY	TYPE	SYNTAX			
View Graphic	View	View			
FlexLogic Entry 1	Remote Inputs On	Remote I/P 1 ON			
FlexLogic Entry 2	Protection Element PUSHBUTTON 1 ON				
FlexLogic Entry 3	OR	2 Input			
FlexLogic Entry 4	Write Virtual Output[Assign]	= Virt Op 1 (VO1)			
FlexLogic Entry 5	End of List				
D60 with Pushbuttons.urs FlexLogic					

Set the User Programmable Pushbutton as latching by changing SETTINGS \Rightarrow PRODUCT SETUP \Rightarrow USER-PROGRAMMABLE PUSHBUTTONS \Rightarrow USER PUSHBUTTON 1 \Rightarrow PUSHBUTTON 1 FUNCTION to "Latched". To enable either Pushbutton 1 or Remote Input 1 to initiate the Test mode, make the following changes in the SETTINGS \Rightarrow TESTING \Rightarrow TEST MODE menu:

TEST MODE FUNCTION: "Enabled" and TEST MODE INITIATE: "VO1"






Refer to the Commissioning chapter for a detailed description of using the Channel Tests.

5

6.1.1 ACTUAL VALUES MAIN MENU

ACTUAL VALUESSTATUS	CONTACT INPUTS	See page 6-3.
	■ VIRTUAL INPUTS	See page 6-3.
	■ REMOTE INPUTS	See page 6-3.
	■ DIRECT INPUTS	See page 6-4.
	CONTACT OUTPUTS	See page 6-4.
	<pre>VIRTUAL OUTPUTS</pre>	See page 6-4.
	AUTORECLOSE	See page 6-5.
	REMOTE DEVICESSTATUS	See page 6-5.
	REMOTE DEVICESSTATISTICS	See page 6-5.
	CHANNEL TESTS	See page 6-6.
	<pre>DIGITAL COUNTERS</pre>	See page 6-7.
	SELECTOR SWITCHES	See page 6-7.
	<pre>FLEX STATES</pre>	See page 6-7.
	ETHERNET	See page 6-8.
► ■ ACTUAL VALUES ■ METERING	 87L DIFFERENTIAL CURRENT 	See page 6-12.
	■ SOURCE SRC 1 ■	See page 6-13.
	■ SOURCE SRC 2	
	■ SOURCE SRC 3	
	■ SOURCE SRC 4 ■	
	SYNCHROCHECK	See page 6-16.
	■ TRACKING FREQUENCY	See page 6-17.

6.1 OVERVIEW




For status reporting, 'On' represents Logic 1 and 'Off' represents Logic 0.

NOTE

6.2.1 CONTACT INPUTS


PATH: ACTUAL VALUES ⇒ STATUS ⇒ CONTACT INPUTS



The present status of the contact inputs is shown here. The first line of a message display indicates the ID of the contact input. For example, 'Cont Ip 1' refers to the contact input in terms of the default name-array index. The second line of the display indicates the logic state of the contact input.

6.2.2 VIRTUAL INPUTS

PATH: ACTUAL VALUES \Rightarrow STATUS \Rightarrow \bigcirc VIRTUAL INPUTS




The present status of the 64 virtual inputs is shown here. The first line of a message display indicates the ID of the virtual input. For example, 'Virt Ip 1' refers to the virtual input in terms of the default name. The second line of the display indicates the logic state of the virtual input.

6.2.3 REMOTE INPUTS

6

PATH: ACTUAL VALUES \Rightarrow STATUS \Rightarrow \bigcirc REMOTE INPUTS




The present state of the 32 remote inputs is shown here.

The state displayed will be that of the remote point unless the remote device has been established to be "Offline" in which case the value shown is the programmed default state for the remote input.

6.2.4 DIRECT INPUTS


PATH: ACTUAL VALUES [↓] STATUS [↓] URECT INPUTS



The present state of the Direct Inputs from communications channels 1 and 2 are shown here. The state displayed will be that of the remote point unless channel 1 or 2 has been declared to have "failed", in which case the value shown is the programmed default state defined in the **SETTINGS** \Rightarrow **UNPUTS/OUTPUTS** \Rightarrow **UNPUTS/OUTS** \Rightarrow **UNPUTS/OUTPUTS** \Rightarrow **UNPUTS/OUTS** \Rightarrow **UNPUTS/OUTPUTS** \Rightarrow **UNPUTS/OUTPU**

6.2.5 CONTACT OUTPUTS

PATH: ACTUAL VALUES ⇔ STATUS ⇔ ↓ CONTACT OUTPUTS



The present state of the contact outputs is shown here. The first line of a message display indicates the ID of the contact output. For example, 'Cont Op 1' refers to the contact output in terms of the default name-array index. The second line of the display indicates the logic state of the contact output.



6

For Form-A outputs, the state of the voltage(V) and/or current(I) detectors will show as: Off, VOff, IOff, On, VOn, and/or IOn. For Form-C outputs, the state will show as Off or On.

6.2.6 VIRTUAL OUTPUTS

PATH: ACTUAL VALUES ⇔ STATUS ⇔ URTUAL OUTPUTS VIRTUAL OUTPUTS MESSAGE Virt Op 96 Off

The present state of up to 96 virtual outputs is shown here. The first line of a message display indicates the ID of the virtual output. For example, 'Virt Op 1' refers to the virtual output in terms of the default name-array index. The second line of the display indicates the logic state of the virtual output, as calculated by the FlexLogic[™] equation for that output.

6 ACTUAL VALUES

PATH: ACTUAL VALUES ⇒ STATUS ⇒ [↓] AUTORECLOSE




AUTORECLOSE SHOT COUNT: 0 Range: 0, 1, 2, 3, 4

The automatic reclosure shot count is shown here.

6.2.8 REMOTE DEVICES

a) STATUS


PATH: ACTUAL VALUES ⇒ STATUS ⇒ ↓ REMOTE DEVICES STATUS



The present state of up to 16 programmed Remote Devices is shown here. The ALL REMOTE DEVICES ONLINE message indicates whether or not all programmed Remote Devices are online. If the corresponding state is "No", then at least one required Remote Device is not online.

b) STATISTICS

PATH: ACTUAL VALUES ⇔ STATUS ⇔ ♣ REMOTE DEVICES STATISTICS ⇔ REMOTE DEVICE 1(16)



Statistical data (2 types) for up to 16 programmed Remote Devices is shown here.

The StNum number is obtained from the indicated Remote Device and is incremented whenever a change of state of at least one DNA or UserSt bit occurs. The SqNum number is obtained from the indicated Remote Device and is incremented whenever a GSSE message is sent. This number will rollover to zero when a count of 4,294,967,295 is incremented.

6.2.9 CHANNEL TESTS

PATH: ACTUAL VALUES -> STATUS	F		
CHANNEL TESTS	CHANNEL 1 STATUS: n/a	Range:	n/a, FAIL, OK
MESSAGE	CHANNEL 1 LOST PACKETS: 0	Range:	0 to 65535 in steps of 1. Reset count to 0 through the COMMANDS ⇔ [®] CLEAR RECORDS menu.
MESSAGE	CHANNEL 1 LOCAL LOOPBCK STATUS: n/a	Range:	n/a, FAIL, OK
MESSAGE	CHANNEL 1 REMOTE LOOPBCK STATUS: n/a	Range:	n/a, FAIL, OK
MESSAGE	CHANNEL 1 LOOP DELAY: 0.0 ms		
MESSAGE	CHANNEL 1 ASYMMETRY: +0.0 ms	Range:	$\pm 10 \text{ ms}$ in steps of 0.1
MESSAGE	CHANNEL 2 STATUS: n/a	Range:	n/a, FAIL, OK
MESSAGE	CHANNEL 2 LOST PACKETS: 0	Range:	0 to 65535 in steps of 1. Reset count to 0 through the COMMANDS ⇔ [®] CLEAR RECORDS menu.
MESSAGE	CHANNEL 2 LOCAL LOOPBCK STATUS: n/a	Range:	n/a, FAIL, OK
MESSAGE	CHANNEL 2 REMOTE LOOPBCK STATUS: n/a	Range:	n/a, FAIL, OK
MESSAGE	CHANNEL 2 LOOP DELAY: 0.0 ms		
MESSAGE	CHANNEL 2 ASYMMETRY: +0.0 ms	Range:	$\pm 10 \text{ ms}$ in steps of 0.1
MESSAGE	VALIDITY OF CHANNEL CONFIGURATION: n/a	Range:	n/a, FAIL, OK
MESSAGE	PFLL STATUS: n/a	Range:	n/a, FAIL, OK

PATH: ACTUAL VALUES ⇔ STATUS ⇔ ♣ CHANNEL TESTS

The status information for two channels is shown here. A brief description of each actual value is below:

- CHANNEL 1(2) STATUS: This represents the receiver status of each channel. If the value is "OK", the 87L Differential
 element is enabled and data is being received from the remote terminal; If the value is "FAIL", the 87L element is
 enabled and data is not being received from the remote terminal. If "n/a", the 87L element is disabled.
- CHANNEL 1(2) LOST PACKETS: Current, timing, and control data is transmitted to the remote terminals in data packets at a rate of 2 packets/cycle. The number of lost packets represents data packets lost in transmission; this count can be reset through the COMMANDS ⇔ CLEAR RECORDS menu.
- CHANNEL 1(2) LOCAL LOOPBACK STATUS: The result of the local loopback test is displayed here.
- CHANNEL 1(2) REMOTE LOOPBACK STATUS: The result of the remote loopback test is displayed here.
- **CHANNEL 1(2) LOOP DELAY**: Displays the round trip channel delay (including loopback processing time of the remote relay) computed during a remote loopback test under normal relay operation, in milliseconds (ms).
- CHANNEL 1(2) ASYMMETRY: The result of channel asymmetry calculations derived from GPS signal is being displayed here for both channels if CHANNEL ASYMMETRY is "Enabled". A positive "+" sign indicates the transit delay in the transmitting direction is less than the delay in the receiving direction; a negative "-" sign indicates the transit delay in

the transmitting direction is more than the delay in the receiving direction. A displayed value of "0.0" indicates that either asymmetry is not present or can not be estimated due to failure with local/remote GPS clock source.

- VALIDITY OF CHANNEL CONFIGURATION: The current state of the communications channel identification check, and hence validity, is displayed here. If a remote relay ID number does not match the programmed number at the local relay, the "FAIL" value is displayed. The "n/a" value appears if the Local relay ID is set to a default value of "0" or if the 87L element is disabled. Refer to SETTINGS ⇔ \$ SYSTEM SETUP ⇔ \$ L90 POWER SYSTEM section for more information
- PFLL STATUS: This value represents the status of the Phase & Frequency Locked Loop Filter which uses timing information from local & remote terminals to synchronize the clocks of all terminals. If PFLL STATUS is "OK", the clocks of all terminals are synchronized and 87L protection is enabled. If it is "FAIL", the clocks of all terminals are not synchronized and 87L protection is disabled. If "n/a", then PFLL is disabled.



At startup, the clocks of all terminals are not synchronized and the PFLL status displayed is FAIL. It takes up to 8 seconds after startup for the value displayed to change from FAIL to OK.

6.2.10 DIGITAL COUNTERS


PATH: ACTUAL VALUES ⇒ STATUS ⇒ ^① DIGITAL COUNTERS ⇒ DIGITAL COUNTERS Counter 1(8)

DIGITAL COUNTERSCounter 1	Counter 1 ACCUM: 0
MESSAGE	Counter 1 FROZEN: 0
MESSAGE	Counter 1 FROZEN: YYYY/MM/DD HH:MM:SS
MESSAGE	Counter 1 MICROS: 0

The present status of the 8 digital counters is shown here. The status of each counter, with the user-defined counter name, includes the accumulated and frozen counts (the count units label will also appear). Also included, is the date/time stamp for the frozen count. The **Counter n MICROS** value refers to the microsecond portion of the time stamp.

6.2.11 SELECTOR SWITCHES


PATH: ACTUAL VALUES ⇒ STATUS ⇒ ^①, SELECTOR SWITCHES



The display shows both the current position and the full range. The current position only (an integer from 0 through 7) is the actual value.

6.2.12 FLEX STATES

PATH: ACTUAL VALUES \Rightarrow STATUS \Rightarrow \bigcirc FLEX STATES




There are 256 FlexState bits available. The second line value indicates the state of the given FlexState bit.

6

6.2 STATUS

6.2.13 ETHERNET

PATH: ACTUAL VALUES \Rightarrow STATUS \Rightarrow \bigcirc ETHERNET



These values indicate the status of the primary and secondary Ethernet links.

a) UR CONVENTION FOR MEASURING POWER AND ENERGY

The following figure illustrates the conventions established for use in UR-series relays.




Figure 6–1: FLOW DIRECTION OF SIGNED VALUES FOR WATTS AND VARS

b) UR CONVENTION FOR MEASURING PHASE ANGLES

All phasors calculated by UR-series relays and used for protection, control and metering functions are rotating phasors that maintain the correct phase angle relationships with each other at all times.

For display and oscillography purposes, all phasor angles in a given relay are referred to an AC input channel pre-selected by the **SETTINGS** \Rightarrow **SYSTEM SETUP** \Rightarrow **POWER SYSTEM** \Rightarrow **FREQUENCY AND PHASE REFERENCE** setting. This setting defines a particular source to be used as the reference.

The relay will first determine if any "Phase VT" bank is indicated in the Source. If it is, voltage channel VA of that bank is used as the angle reference. Otherwise, the relay determines if any "Aux VT" bank is indicated; if it is, the auxiliary voltage channel of that bank is used as the angle reference. If neither of the two conditions is satisfied, then two more steps of this hierarchical procedure to determine the reference signal include "Phase CT" bank and "Ground CT" bank.

If the AC signal pre-selected by the relay upon configuration is not measurable, the phase angles are not referenced. The phase angles are assigned as positive in the leading direction, and are presented as negative in the lagging direction, to more closely align with power system metering conventions. This is illustrated below.




Figure 6-2: UR PHASE ANGLE MEASUREMENT CONVENTION

c) UR CONVENTION FOR MEASURING SYMMETRICAL COMPONENTS

The UR-series of relays calculate voltage symmetrical components for the power system phase A line-to-neutral voltage, and symmetrical components of the currents for the power system phase A current. Owing to the above definition, phase angle relations between the symmetrical currents and voltages stay the same irrespective of the connection of instrument transformers. This is important for setting directional protection elements that use symmetrical voltages.

For display and oscillography purposes the phase angles of symmetrical components are referenced to a common reference as described in the previous sub-section.

WYE-CONNECTED INSTRUMENT TRANSFORMERS:

ABC phase rotation:

$$V_{-0} = \frac{1}{3}(V_{AG} + V_{BG} + V_{CG})$$
$$V_{-1} = \frac{1}{3}(V_{AG} + aV_{BG} + a^2V_{CG})$$
$$V_{-2} = \frac{1}{3}(V_{AG} + a^2V_{BG} + aV_{CG})$$

The above equations apply to currents as well.

ACB phase rotation:

$$V_{0} = \frac{1}{3}(V_{AG} + V_{BG} + V_{CG})$$
$$V_{1} = \frac{1}{3}(V_{AG} + a^{2}V_{BG} + aV_{CG})$$
$$V_{2} = \frac{1}{3}(V_{AG} + aV_{BG} + a^{2}V_{CG})$$

DELTA-CONNECTED INSTRUMENT TRANSFORMERS:

• ABC phase rotation:

$$V_{0} = N/A$$

$$V_{1} = \frac{1 \angle -30^{\circ}}{3\sqrt{3}} (V_{AB} + aV_{BC} + a^{2}V_{CA})$$

$$V_{2} = \frac{1 \angle 30^{\circ}}{3\sqrt{3}} (V_{AB} + a^{2}V_{BC} + aV_{CA})$$

Table 6–1: SYMMETRICAL COMPONENTS CALCULATION EXAMPLE

ACB phase rotation:

$$V_{-0} = N/A$$

$$V_{-1} = \frac{1 \angle 30^{\circ}}{3\sqrt{3}} (V_{AB} + a^2 V_{BC} + a V_{CA})$$

$$V_{-2} = \frac{1 \angle -30^{\circ}}{3\sqrt{3}} (V_{AB} + a V_{BC} + a^2 V_{CA})$$

The zero-sequence voltage is not measurable under the Delta connection of instrument transformers and is defaulted to zero. The table below shows an example of symmetrical components calculations for the ABC phase rotation.

•

SYSTEM VOLTAGES, SEC. V *				VT	RELAY INPUTS, SEC. V			SYMM. COMP, SEC. V				
V _{AG}	V _{BG}	V _{CG}	V _{AB}	V _{BC}	V _{CA}	CONN.	F5AC	F6AC	F7AC	V ₀	V ₁	V ₂
13.9 ∠0°	76.2 ∠–125°	79.7 ∠–250°	84.9 ∠–313°	138.3 ∠–97°	85.4 ∠–241°	WYE	13.9 ∠0°	76.2 ∠–125°	79.7 ∠–250°	19.5 ∠–192°	56.5 ∠–7°	23.3 ∠–187°
	WN (only V determined)	I 2	84.9 ∠0°	138.3 ∠–144°	85.4 ∠–288°	DELTA	84.9 ∠0°	138.3 ∠–144°	85.4 ∠–288°	N/A	56.5 ∠–54°	23.3 ∠–234°

* The power system voltages are phase-referenced – for simplicity – to VAG and VAB, respectively. This, however, is a relative matter. It is important to remember that the L90 displays are always referenced as specified under SETTINGS ⇔ ⊕ SYSTEM SETUP ⇔ ⊕ POWER SYSTEM ⇒ ⊕ FREQUENCY AND PHASE REFERENCE.

The example above is illustrated in the following figure.




Figure 6–3: MEASUREMENT CONVENTION FOR SYMMETRICAL COMPONENTS

6.3.2 87L DIFFERENTIAL CURRENT

87L DIFFERENTIALCURRENT	LOCAL IA: 0.000 A 0.0°
MESSAGE	LOCAL IB: 0.000 A 0.0°
MESSAGE	LOCAL IC: 0.000 A 0.0°
MESSAGE	TERMINAL 1 IA: 0.000 A 0.0°
MESSAGE	TERMINAL 1 IB: 0.000 A 0.0°
MESSAGE	TERMINAL 1 IC: 0.000 A 0.0°
MESSAGE	TERMINAL 2 IA: 0.000 A 0.0°
MESSAGE	TERMINAL 2 IB: 0.000 A 0.0°
MESSAGE	TERMINAL 2 IC: 0.000 A 0.0°
MESSAGE	IA DIFF. CURRENT: 0.000 A 0.0°
MESSAGE	IA RESTR. CURRENT: 0.000 A
MESSAGE	IB DIFF. CURRENT: 0.000 A 0.0°
MESSAGE	IB RESTR. CURRENT: 0.000 A
MESSAGE	IC DIFF. CURRENT: 0.000 A 0.0°
MESSAGE	IC RESTR. CURRENT: 0.000 A

PATH: ACTUAL VALUES $\Rightarrow \Downarrow$ METERING \Rightarrow 87L DIFFERENTIAL CURRENT

The metered current values are displayed for all line terminals in fundamental phasor form. All angles are shown with respect to the reference common for all L90 relays; i.e, frequency, source currents and voltages. The metered primary differential and restraint currents are displayed for the local relay.



Terminal 1 refers to the communication channel 1 interface to a remote L90 at terminal 1. Terminal 2 refers to the communication channel 2 interface to a remote L90 at terminal 2.

PATH: ACTUAL VALUES $\Rightarrow \bigcirc$ METERING \Rightarrow SOURCE SRC 1 \Rightarrow

NOTE

Because energy values are accumulated, these values should be recorded and then reset immediately prior to changing CT or VT characteristics.


PHASE CURRENTSRC 1		SRC 1 RMS Ia: 0.000 b: 0.000 c: 0.000 A
	MESSAGE	SRC 1 RMS Ia: 0.000 A
	MESSAGE	SRC 1 RMS ID: 0.000 A
	MESSAGE	SRC 1 RMS Ic: 0.000 A
	MESSAGE	SRC 1 RMS In: 0.000 A
	MESSAGE	SRC 1 PHASOR Ia: 0.000 A 0.0°
	MESSAGE	SRC 1 PHASOR ID: 0.000 A 0.0°
	MESSAGE	SRC 1 PHASOR IC: 0.000 A 0.0°
	MESSAGE	SRC 1 PHASOR In: 0.000 A 0.0°
	MESSAGE	SRC 1 ZERO SEQ IO: 0.000 A 0.0°
	MESSAGE	SRC 1 POS SEQ I1: 0.000 A 0.0°
	MESSAGE	SRC 1 NEG SEQ I2: 0.000 A 0.0°
GROUND CURRENT SRC 1	2	SRC 1 RMS Ig: 0.000 A
	MESSAGE	SRC 1 PHASOR Ig: 0.000 A 0.0°
	MESSAGE	SRC 1 PHASOR Igd: 0.000 A 0.0°
PHASE VOLTAGESRC 1		SRC 1 RMS Vag: 0.00 V
	MESSAGE	SRC 1 RMS Vbg: 0.00 V
	MESSAGE	SRC 1 RMS Vcg: 0.00 V
	MESSAGE	SRC 1 PHASOR Vag: 0.000 V 0.0°

6.3 METERING

	MESSAGE		SRC 1 PHASOR Vbg: 0.000 V 0.0°
	MESSAGE		SRC 1 PHASOR Vcg: 0.000 V 0.0°
	MESSAGE		SRC 1 RMS Vab: 0.00 V
	MESSAGE		SRC 1 RMS Vbc: 0.00 V
	MESSAGE		SRC 1 RMS Vca: 0.00 V
	MESSAGE		SRC 1 PHASOR Vab: 0.000 V 0.0°
	MESSAGE		SRC 1 PHASOR Vbc: 0.000 V 0.0°
	MESSAGE		SRC 1 PHASOR Vca: 0.000 V 0.0°
	MESSAGE		SRC 1 ZERO SEQ V0: 0.000 V 0.0°
	MESSAGE		SRC 1 POS SEQ V1: 0.000 V 0.0°
	MESSAGE		SRC 1 NEG SEQ V2:
			0.00 V 0.0°
			0.000 V 0.0°
	TACE		
 AUXILIARY VOI SRC 1 	TAGE		0.000 V 0.0° SRC 1 RMS Vx: 0.00 V
	.TAGE MESSAGE		SRC 1 RMS Vx:
SRC 1		_	SRC 1 RMS Vx: 0.00 V SRC 1 PHASOR Vx:
SRC 1		_	SRC 1 RMS Vx: 0.00 V SRC 1 PHASOR Vx: 0.000 V 0.0°
 SRC 1 POWER 		_	SRC 1 RMS Vx: 0.00 V SRC 1 PHASOR Vx: 0.000 V 0.0° SRC 1 REAL POWER
SRC 1			SRC 1 RMS Vx: 0.00 V SRC 1 PHASOR Vx: 0.000 V 0.0° SRC 1 REAL POWER 3φ: 0.000 W
 SRC 1 POWER 			SRC 1 RMS Vx: 0.00 V SRC 1 PHASOR Vx: 0.000 V 0.0° SRC 1 REAL POWER
 SRC 1 POWER 	MESSAGE		SRC 1 RMS Vx: 0.00 V SRC 1 PHASOR Vx: 0.000 V 0.0° SRC 1 REAL POWER 3φ: 0.000 W SRC 1 REAL POWER 3φ: 0.000 W
 SRC 1 POWER 	MESSAGE		SRC 1 RMS Vx: 0.00 V SRC 1 PHASOR Vx: 0.000 V 0.0° SRC 1 REAL POWER 3φ: 0.000 W SRC 1 REAL POWER φa: 0.000 W SRC 1 REAL POWER φa: 0.000 W SRC 1 REAL POWER
 SRC 1 POWER 	MESSAGE MESSAGE MESSAGE		SRC 1 RMS Vx: 0.00 V SRC 1 PHASOR Vx: 0.000 V 0.0° SRC 1 REAL POWER 3\$optical contents 0.000 SRC 1 REAL POWER \$\operatorname{optical contents 0.000
 SRC 1 POWER 	MESSAGE MESSAGE MESSAGE MESSAGE		SRC 1 RMS Vx: 0.00 V SRC 1 PHASOR Vx: 0.000 V 0.0° SRC 1 REAL POWER 30: 0.000 W SRC 1 REAL POWER 0a: 0.000 W SRC 1 REAL POWER 0b: 0.000 W SRC 1 REAL POWER 0b: 0.000 W SRC 1 REAL POWER 0c: 0.000 W
 SRC 1 POWER 	MESSAGE MESSAGE MESSAGE MESSAGE		SRC 1 RMS Vx: 0.00 V SRC 1 PHASOR Vx: 0.000 V 0.0° SRC 1 REAL POWER 3φ: 0.000 W SRC 1 REAL POWER φa: 0.000 W SRC 1 REAL POWER φb: 0.000 W SRC 1 REAL POWER φc: 0.000 W SRC 1 REAL POWER φc: 0.000 W SRC 1 REACTIVE PWR 3φ: 0.000 var SRC 1 REACTIVE PWR
 SRC 1 POWER 	MESSAGE MESSAGE MESSAGE MESSAGE MESSAGE		SRC 1 RMS Vx: 0.00 V SRC 1 PHASOR Vx: 0.000 V 0.0° SRC 1 REAL POWER 3φ: 0.000 W SRC 1 REAL POWER φa: 0.000 W SRC 1 REAL POWER φb: 0.000 W SRC 1 REAL POWER φc: 0.000 W SRC 1 REAL POWER φc: 0.000 W SRC 1 REACTIVE PWR 3φ: 0.000 var SRC 1 REACTIVE PWR φa: 0.000 var SRC 1 REACTIVE PWR φa: 0.000 var

L90 Line Differential Relay

	MESSAGE	SRC 1 APPARENT PWR 30: 0.000 VA
	MESSAGE	SRC 1 APPARENT PWR ¢a: 0.000 VA
	MESSAGE	SRC 1 APPARENT PWR ¢b: 0.000 VA
	MESSAGE	SRC 1 APPARENT PWR ¢c: 0.000 VA
	MESSAGE	SRC 1 POWER FACTOR 30: 1.000
	MESSAGE	SRC 1 POWER FACTOR ϕ_a : 1.000
	MESSAGE	SRC 1 POWER FACTOR \$\overline{b: 1.000}
	MESSAGE	SRC 1 POWER FACTOR ¢c: 1.000
ENERGY SRC 1		SRC 1 POS WATTHOUR: 0.000 Wh
	MESSAGE	SRC 1 NEG WATTHOUR: 0.000 Wh
	MESSAGE	SRC 1 POS VARHOUR: 0.000 varh
	MESSAGE	SRC 1 NEG VARHOUR: 0.000 varh
■ DEMAND ■ SRC 1		SRC 1 DMD IA: 0.000 A
	MESSAGE	SRC 1 DMD IA MAX: 0.000 A
	MESSAGE	SRC 1 DMD IA DATE: 2001/07/31 16:30:07
	MESSAGE	SRC 1 DMD IB: 0.000 A
	MESSAGE	SRC 1 DMD IB MAX: 0.000 A
	MESSAGE	SRC 1 DMD IB DATE: 2001/07/31 16:30:07
	MESSAGE	SRC 1 DMD IC: 0.000 A
	MESSAGE	SRC 1 DMD IC MAX: 0.000 A
	MESSAGE	SRC 1 DMD IC DATE: 2001/07/31 16:30:07




Four identical Source menus are available. The "SRC 1" text will be replaced by whatever name was programmed by the user for the associated source (see SETTINGS $\Rightarrow \emptyset$ SYSTEM SETUP $\Rightarrow \emptyset$ SIGNAL SOURCES).

The relay measures (absolute values only) SOURCE DEMAND on each phase and average three phase demand for real, reactive, and apparent power. These parameters can be monitored to reduce supplier demand penalties or for statistical metering purposes. Demand calculations are based on the measurement type selected in the SETTINGS PRODUCT SETUP ⇒ DEMAND menu. For each quantity, the relay displays the demand over the most recent demand time interval, the maximum demand since the last maximum demand reset, and the time and date stamp of this maximum demand value. Maximum demand quantities can be reset to zero with the CLEAR RECORDS ⇔ U CLEAR DEMAND RECORDS command.

SOURCE FREQUENCY is measured via software-implemented zero-crossing detection of an AC signal. The signal is either a Clarke transformation of three-phase voltages or currents, auxiliary voltage, or ground current as per source configuration (see the SYSTEM SETUP ⇒ DOWER SYSTEM settings). The signal used for frequency estimation is low-pass filtered. The final frequency measurement is passed through a validation filter that eliminates false readings due to signal distortions and transients. If the 87L function is enabled, then dedicated 87L frequency tracking is engaged. In this case, the relay uses the METERING A TRACKING FREQUENCY TRACKING FREQUENCY value for all computations, overriding the SOURCE FRE-QUENCY value.

6.3.4 SYNCHROCHECK

PATH: ACTUAL VALUES $\Rightarrow 0$ METERING $\Rightarrow 0$ SYNCHROCHECK \Rightarrow SYNCHROCHECK 1(2)



The Actual Values menu for Synchrocheck 2 is identical to that of Synchrocheck 1. If a synchrocheck function setting is "Disabled", the corresponding actual values menu item will not be displayed.

PATH: ACTUAL VALUES $\Rightarrow \bigcirc$ METERING $\Rightarrow \bigcirc$ TRACKING FREQUENCY


TRACKING	FREQUENCY

TRACKING FREQUENCY: 60.00 Hz

The tracking frequency is displayed here. The frequency is tracked based on configuration of the reference source. The **TRACKING FREQUENCY** is based upon positive sequence current phasors from all line terminals and is synchronously adjusted at all terminals. If currents are below 0.125 pu, then the **NOMINAL FREQUENCY** is used.

6.3.6 FLEXELEMENTS™

PATH: ACTUAL VALUES $\Rightarrow \oplus$ METERING $\Rightarrow \oplus$ FLEXELEMENTS \Rightarrow FLEXELEMENT 1(8)



FLEXELEMENT 1 OpSig: 0.000 pu

The operating signals for the FlexElements[™] are displayed in pu values using the following definitions of the base units.

Table 6–2: FLEXELEMENT[™] BASE UNITS

87L SIGNALS (Local IA Mag, IB, and IC) (Diff Curr IA Mag, IB, and IC) (Terminal 1 IA Mag, IB, and IC) (Terminal 2 IA Mag, IB and IC)	I _{BASE} = maximum primary RMS value of the +IN and –IN inputs (CT primary for source currents, and 87L source primary current for line differential currents)
87L SIGNALS (Op Square Curr IA, IB, and IC) (Rest Square Curr IA, IB, and IC)	BASE = Squared CT secondary of the 87L source
BREAKER ARCING AMPS (Brk X Arc Amp A, B, and C)	$BASE = 2000 \text{ kA}^2 \times \text{cycle}$
dcmA	BASE = maximum value of the DCMA INPUT MAX setting for the two transducers configured under the +IN and –IN inputs.
FREQUENCY	f _{BASE} = 1 Hz
PHASE ANGLE	ϕ_{BASE} = 360 degrees (see the UR angle referencing convention)
POWER FACTOR	PF _{BASE} = 1.00
RTDs	BASE = 100°C
SOURCE CURRENT	I _{BASE} = maximum nominal primary RMS value of the +IN and -IN inputs
SOURCE ENERGY (SRC X Positive and Negative Watthours); (SRC X Positive and Negative Varhours)	E _{BASE} = 10000 MWh or MVAh, respectively
SOURCE POWER	P_{BASE} = maximum value of $V_{BASE} \times I_{BASE}$ for the +IN and –IN inputs
SOURCE VOLTAGE	V _{BASE} = maximum nominal primary RMS value of the +IN and -IN inputs
SYNCHROCHECK (Max Delta Volts)	V_{BASE} = maximum primary RMS value of all the sources related to the +IN and -IN inputs

6.3.7 TRANSDUCER INPUTS/OUTPUTS

PATH: ACTUAL VALUES $\Rightarrow \clubsuit$ METERING $\Rightarrow \clubsuit$ TRANSDUCER I/O DCMA INPUTS \Rightarrow DCMA INPUT xx

DCMA	INPUT	$\mathbf{x}\mathbf{x}$	

DCMA	INPUT	xx
0.000) mA	


Actual values for each dcmA input channel that is enabled are displayed with the top line as the programmed Channel ID and the bottom line as the value followed by the programmed units.

PATH: ACTUAL VALUES $\Rightarrow 0$ METERING $\Rightarrow 0$ TRANSDUCER I/O RTD INPUTS \Rightarrow RTD INPUT xx

RTD INPUT xx	RTD INPUT xx
•	-50 °C

Actual values for each RTD input channel that is enabled are displayed with the top line as the programmed Channel ID and the bottom line as the value.

6.4.1 FAULT REPORTS



PATH: ACTUAL VALUES ⇔ [↓] RECORDS ⇒ FAULT REPORTS ⇒ FAULT REPORT 1(15)

The latest 15 fault reports can be stored. The most recent fault location calculation (when applicable) is displayed in this menu, along with the date and time stamp of the event which triggered the calculation. See the **SETTINGS** \Rightarrow **PRODUCT SETUP** \Rightarrow **4 FAULT REPORTS** \Rightarrow **FAULT REPORT** 1 menu for assigning the source and trigger for fault calculations. Refer to the **COMMANDS** \Rightarrow **4 CLEAR RECORDS** menu for manual clearing of the fault reports and to the **SETTINGS** \Rightarrow **PRODUCT SETUP** \Rightarrow **4 CLEAR RECORDS** menu for automated clearing of the fault reports.

The fault locator does not report fault type or location if the source VTs are connected in the Delta configuration.

NOTE

Fault type determination is required for calculation of fault location – the algorithm uses the angle between the negative and positive sequence components of the relay currents. To improve accuracy and speed of operation, the fault components of the currents are used, i.e., the pre-fault phasors are subtracted from the measured current phasors. In addition to the angle relationships, certain extra checks are performed on magnitudes of the negative and zero-sequence currents.

The single-ended fault location method assumes that the fault components of the currents supplied from the local (A) and remote (B) systems are in phase. The figure below shows an equivalent system for fault location.




Figure 6–4: EQUIVALENT SYSTEM FOR FAULT LOCATION

The following equations hold true for this equivalent system.

$$V_A = m \cdot Z \cdot I_A + R_F \cdot (I_A + I_B)$$
(EQ 6.1)

where: m = sought pu distance to fault, Z = positive sequence impedance of the line.

The currents from the local and remote systems can be parted between their fault (F) and pre-fault load (pre) components:

$$I_A = I_{AF} + I_{Apre}$$
(EQ 6.2)

and neglecting shunt parameters of the line:

$$I_B = I_{BF} - I_{Apre}$$
(EQ 6.3)

Inserting the I_A and I_B equations into the V_A equation and solving for the fault resistance yields:

$$R_{F} = \frac{V_{A} - m \cdot Z \cdot I_{A}}{I_{AF} \cdot \left(1 + \frac{I_{BF}}{I_{AF}}\right)}$$
(EQ 6.4)

Assuming the fault components of the currents, I_{AF} and I_{BF} are in phase, and observing that the fault resistance, as impedance, does not have any imaginary part gives:

$$\operatorname{Im}\left(\frac{V_{A}-m\cdot Z\cdot I_{A}}{I_{AF}}\right) = 0 \tag{EQ 6.5}$$

where: Im() represents the imaginary part of a complex number. Solving the above equation for the unknown *m* creates the following fault location algorithm:

$$m = \frac{\text{Im}(V_A \cdot I_{AF}^*)}{\text{Im}(Z \cdot I_A \cdot I_{AF}^*)}$$
(EQ 6.6)

where * denotes the complex conjugate and $I_{AF} = I_A - I_{Apre}$.

Depending on the fault type, appropriate voltage and current signals are selected from the phase quantities before applying the two equations above (the superscripts denote phases, the subscripts denote stations):

- For AG faults: $V_A = V_A^A$, $I_A = I_A^A + K_0 \cdot I_{0A}$
- For BG faults: $V_A = V_A^B$, $I_A = I_A^B + K_0 \cdot I_{0A}$
- For CG faults: $V_A = V_A^C$, $I_A = I_A^{BC} + K_0 \cdot I_{0A}$
- For AB and ABG faults: $V_A = V_A^A V_A^B$, $I_A = I_A^A I_A^B$

• For BC and BCG faults:
$$V_A = V_A^B - V_A^C$$
, $I_A = I_A^B - I_A^C$

- For CA and CAG faults: $V_A = V_A^C V_A^A$, $I_A = I_A^C I_A^A$ where K_0 is the zero sequence compensation factor (for the first six equations above)
- For ABC faults, all three AB, BC, and CA loops are analyzed and the final result is selected based upon consistency of the results

The element calculates the distance to the fault (with m in miles or kilometers) and the phases involved in the fault.




Figure 6–5: FAULT LOCATOR SCHEME


NOTE

Since the fault locator algorithm is based on the single-end measurement method, in 3-terminal configuration the estimation of fault location may not be correct at all 3 terminals especially if fault occurs behind the line's tap respective to the given relay.

L90 Line Differential Relay

6.4.2 EVENT RECORDS






The Event Records menu shows the contextual data associated with up to the last 1024 events, listed in chronological order from most recent to oldest. If all 1024 event records have been filled, the oldest record will be removed as a new record is added. Each event record shows the event identifier/sequence number, cause, and date/time stamp associated with the event trigger. Refer to the COMMANDS & CLEAR RECORDS menu for clearing event records.

6.4.3 OSCILLOGRAPHY

PATH: ACTUAL VALUES $\Rightarrow \clubsuit$ RECORDS $\Rightarrow \clubsuit$ OSCILLOGRAPHY




This menu allows the user to view the number of triggers involved and number of oscillography traces available. The 'cycles per record' value is calculated to account for the fixed amount of data storage for oscillography. See the Oscillography section of Chapter 5 for further details.

A trigger can be forced here at any time by setting "Yes" to the **FORCE TRIGGER**? command. Refer to the **COMMANDS** \Rightarrow \bigcirc **CLEAR RECORDS** menu for clearing the oscillography records.

6.4.4 DATA LOGGER


PATH: ACTUAL VALUES $\Rightarrow \square$ RECORDS $\Rightarrow \square$ DATA LOGGER



The **OLDEST SAMPLE TIME** is the time at which the oldest available samples were taken. It will be static until the log gets full, at which time it will start counting at the defined sampling rate. The **NEWEST SAMPLE TIME** is the time the most recent samples were taken. It counts up at the defined sampling rate. If Data Logger channels are defined, then both values are static.

Refer to the **COMMANDS** ⇒ [‡] **CLEAR RECORDS** menu for clearing data logger records.


6.4.5 BREAKER MAINTENANCE



PATH: ACTUAL VALUES $\Rightarrow \clubsuit$ RECORDS $\Rightarrow \clubsuit$ MAINTENANCE \Rightarrow BREAKER 1(4)

There is an identical menu for each of the breakers. The **BKR 1 ARCING AMP** values are in units of kA^2 -cycles. Refer to the **COMMANDS** \Rightarrow \bigcirc **CLEAR RECORDS** menu for clearing breaker arcing current records. The **BREAKER OPERATING TIME** is defined as the slowest operating time of breaker poles that were initiated to open.

6.5.1 MODEL INFORMATION



PATH: ACTUAL VALUES \Rightarrow PRODUCT INFO \Rightarrow MODEL INFORMATION

The product order code, serial number, Ethernet MAC address, date/time of manufacture, and operating time are shown here.

6.5.2 FIRMWARE REVISIONS


PATH: ACTUAL VALUES $\Rightarrow \oplus$ PRODUCT INFO $\Rightarrow \oplus$ FIRMWARE REVISIONS

<pre>FIRMWARE REVISIONS</pre>	L90 Line Relay REVISION: 4.40	Range:	0.00 to 655.35 Revision number of the application firmware.
MESSAGE	MODIFICATION FILE NUMBER: 0	Range:	0 to 65535 (ID of the MOD FILE) Value is 0 for each standard firmware release.
MESSAGE	BOOT PROGRAM REVISION: 1.13	Range:	0.00 to 655.35 Revision number of the boot program firmware.
MESSAGE	FRONT PANEL PROGRAM REVISION: 0.08	Range:	0.00 to 655.35 Revision number of faceplate program firmware.
MESSAGE	COMPILE DATE: 2004/09/15 04:55:16	Range:	Any valid date and time. Date and time when product firmware was built.
MESSAGE	BOOT DATE: 2004/09/15 16:41:32	Range:	Any valid date and time. Date and time when the boot program was built.

The shown data is illustrative only. A modification file number of 0 indicates that, currently, no modifications have been installed.

7.1.1 COMMANDS MENU


7.1 COMMANDS



The commands menu contains relay directives intended for operations personnel. All commands can be protected from unauthorized access via the command password; see the *Password Security* section of Chapter 5 for details. The following flash message appears after successfully command entry:




7



The states of up to 64 virtual inputs are changed here. The first line of the display indicates the ID of the virtual input. The second line indicates the current or selected status of the virtual input. This status will be a logical state 'Off' (0) or 'On' (1).

7.1.3 CLEAR RECORDS

7.1.2 VIRTUAL INPUTS



CLEAR BREAKER 1 ARCING AMPS? No	Range:	No, Yes
CLEAR BREAKER 2 ARCING AMPS? No	Range:	No, Yes
CLEAR DEMAND RECORDS?: No	Range:	No, Yes
CLEAR CHANNEL TEST RECORDS? No	Range:	No, Yes
CLEAR ENERGY? No	Range:	No, Yes
CLEAR UNAUTHORIZED ACCESS? No	Range:	No, Yes
CLEAR ALL RELAY RECORDS? No	Range:	No, Yes

This menu contains commands for clearing historical data such as the Event Records. Data is cleared by changing a command setting to "Yes" and pressing the **ENTER** key. After clearing data, the command setting automatically reverts to "No".

7.1.4 SET DATE AND TIME


PATH: COMMANDS $\Rightarrow \bigcirc$ SET DATE AND TIME



The date and time can be entered here via the faceplate keypad only if the IRIG-B or SNTP signal is not in use. The time setting is based on the 24-hour clock. The complete date, as a minimum, must be entered to allow execution of this command. The new time will take effect at the moment the **ENTER** key is clicked.


7.1.5 RELAY MAINTENANCE

PATH: COMMANDS ⇒ [‡] RELAY MAINTENANCE




This menu contains commands for relay maintenance purposes. Commands are activated by changing a command setting to "Yes" and pressing the **ENTER** key. The command setting will then automatically revert to "No".

The **PERFORM LAMPTEST** command turns on all faceplate LEDs and display pixels for a short duration. The **UPDATE ORDER CODE** command causes the relay to scan the backplane for the hardware modules and update the order code to match. If an update occurs, the following message is shown.



There is no impact if there have been no changes to the hardware modules. When an update does not occur, the **ORDER CODE NOT UPDATED** message will be shown.

7.2.1 TARGETS MENU



The status of any active targets will be displayed in the Targets menu. If no targets are active, the display will read **No Active Targets**:

7.2.2 TARGET MESSAGES

When there are no active targets, the first target to become active will cause the display to immediately default to that message. If there are active targets and the user is navigating through other messages, and when the default message timer times out (i.e. the keypad has not been used for a determined period of time), the display will again default back to the target message.

The range of variables for the target messages is described below. Phase information will be included if applicable. If a target message status changes, the status with the highest priority will be displayed.

PRIORITY ACTIVE STATUS DESCRIPTION 1 OP element operated and still picked up 2 PKP element picked up and timed out 3 LATCHED element had operated but has dropped out

Table 7–1: TARGET MESSAGE PRIORITY STATUS

If a self test error is detected, a message appears indicating the cause of the error. For example **UNIT NOT PROGRAMMED** indicates that the minimal relay settings have not been programmed.

7.2.3 RELAY SELF-TESTS

The relay performs a number of self-test diagnostic checks to ensure device integrity. The two types of self-tests (major and minor) are listed in the tables below. When either type of self-test error occurs, the Trouble LED Indicator will turn on and a target message displayed. All errors record an event in the event recorder. Latched errors can be cleared by pressing the RESET key, providing the condition is no longer present.

Major self-test errors also result in the following:

- the critical fail relay on the power supply module is de-energized
- all other output relays are de-energized and are prevented from further operation
- the faceplate In Service LED indicator is turned off
- a RELAY OUT OF SERVICE event is recorded

Most of the minor self-test errors can be disabled. Refer to the settings in the User-Programmable Self-Tests section in Chapter 5 for additional details.

Table 7–2: MAJOR SELF-TEST ERROR MESSAGES

SELF-TEST ERROR MESSAGE	LATCHED TARGET MESSAGE?	DESCRIPTION OF PROBLEM	HOW OFTEN THE TEST IS PERFORMED	WHAT TO DO
DSP ERRORS: A/D Calibration, A/D Interrupt, A/D Reset, Inter DSP Rx, Sample Int, Rx Interrupt, Tx Interrupt, Rx Sample Index, Invalid Settings, Rx Checksum	Yes	CT/VT module with digital signal processor may have a problem.	Every 1/8th of a cycle.	Cycle the control power (if the problem recurs, contact the factory).
DSP ERROR: INVALID REVISION	Yes	One or more DSP modules in a multiple DSP unit has Rev. C hardware	Rev. C DSP needs to be replaced with a Rev. D DSP.	Contact the factory
EQUIPMENT MISMATCH with 2nd-line detail	No	Configuration of modules does not match the order code stored in the CPU.		Check all modules against the order code, ensure they are inserted properly, and cycle control power (if problem persists, contact factory).
FLEXLOGIC ERR TOKEN with 2nd-line detail	No	FlexLogic™ equations do not compile properly.	Event driven; whenever Flex- Logic [™] equations are modified.	Finish all equation editing and use self test to debug any errors.
LATCHING OUTPUT ERROR	No	Discrepancy in the position of a latching contact between firmware and hardware has been detected.	Every 1/8th of a cycle.	The latching output module failed. Replace the Module.
PROGRAM MEMORY Test Failed	Yes	Error was found while checking Flash memory.	Once flash is uploaded with new firmware.	Contact the factory.
UNIT NOT CALIBRATED	No	Settings indicate the unit is not calibrated.	On power up.	Contact the factory.
UNIT NOT PROGRAMMED	No	PRODUCT SETUP ⇔ INSTALLATION setting indicates relay is not in a programmed state.	On power up and whenever the RELAY PROGRAMMED setting is altered.	Program all settings (especially those under PRODUCT SETUP ⇔ ⊕ INSTALLATION).

Table 7–3: MINOR SELF-TEST ERROR MESSAGES

atter 1 minute if problem persists. power supply module (1H or 1L). DIRECT RING BREAK No Direct input/output settings connection is not in a ring. but the connection is not in a ring. Every second. Check direct input/output configuration and/or wiring. DIRECT DEVICE OFF No A direct divelocities is configured but not connected. Every second. Check direct input/output configuration and/or wiring. EEPROM DATA ERROR Yes The non-volatile memory has been corrupted. On power up only. If this message appears after an order not connected. IRIG-B FAILURE No A bad IRIG-B input signal has been detected Monitored whenever an IRIG-B signal is received. Ensure the IRIG-B cable is connected, check cable functionality (i.e. look for check cable functionality (i.e. look for contact the factory. LATCHING OUT ERROR Yes Latching output failure. Event driven. Contact the factory. LATCHING OUT ERROR Yes A prototype version of the firmware is loaded. Monitored every 2 seconds. Contact the factory.	SELF-TEST ERROR MESSAGE	LATCHED TARGET MESSAGE	DESCRIPTION OF PROBLEM	HOW OFTEN THE TEST IS PERFORMED	WHAT TO DO
Late Late Late Late Late Late Late Late	BATTERY FAIL	Yes	Battery is not functioning.	Monitored every 5 seconds. Reported after 1 minute if problem persists.	Replace the battery located in the power supply module (1H or 1L).
EEPROM DATA ERRORYesThe non-volatile memory has been corrupted.On power up only.If this message appears after an order code update is preformed, press the RESET key to clear target message. In other cases, contact the factory.IRIG-B FAILURENoA bad IRIG-B input signal has been detectedMonitored whenever an IRIG-B signal is received.Ensure the IRIG-B cable is connected, check cable functioning, and check input signal has been (it may be less than specification). If none of these apply, contact the factory.LATCHING OUT ERRORYesLatching output failure.Event driven.Contact the factory.LOW ON MEMORY FRI ETHERNET FAIL FIRMWAREYesMemory is close to 100% capacity.Monitored every 5 seconds.Contact the factory.REMOTE DEVICE OFF NoOne or more GOOSE devices are not responding.On power up only.Contact the factory.Contact the factory.SEC ETHERNET FAIL FIRMWAREYesSec. Ethernet connection failed.Monitored every 2 secondsCheck GOOSE setup.SEC ETHERNET FAIL FIRMWAREYesSec. Ethernet connection failed.Monitored every 2 secondsCheck GOOSE setup.SEC ETHERNET FAIL FIRMWAREYesSec. Ethernet connection failed.Monitored every 2 secondsCheck Connections.SEC ETHERNET FAIL FIRMWARENoSNTP server not responding.10 to 60 seconds.Check SNTP configuration and/or network connections.SYSTEM EXCEPTION YesAbnormal restart from modules being removed/inserted when powered-up, abnormal DC supply, or internal relay failure.Event driven.Conta	DIRECT RING BREAK	No	configured for a ring, but the	Every second.	Check direct input/output configuration and/or wiring.
ERRORCorrupted.Corrupted.Corrupted.Corrupted.Corrupted.Corrupted.Code update is preformed, press the RESET key to clear target message. In other cases, contact the factory.IRIG-B FAILURENoA bad IRIG-B input signal has been detectedMonitored whenever an IRIG-B signal is received.Ensure the IRIG-B cable is connected, check cable functionality (i.e. look for physical damage or perform continuity test), ensure IRIG-B receiver is functioning, and check input signal test), ensure IRIG-B receiver is functioning, and check input signal test), ensure IRIG-B receiver is functioning, and check input signal test), ensure inficience or connection. If none of these apply, contact the factory.LATCHING OUT ERRORYesLatching output failure.Event driven.Contact the factory.LOW ON MEMORY 	DIRECT DEVICE OFF	No		Every second.	Check direct input/output configuration and/or wiring.
detectedis received.check cable functionality (i.e. look for physical damage or perform continuity test), ensure IRIG-B receiver is functioning, and check input signal leve (it may be less than specification). If none of these apply, contact the factory.LATCHING OUT ERRORYesLatching output failure.Event driven.Contact the factory.LOW ON MEMORY PRI ETHERNET FAILYesMemory is close to 100% capacity.Monitored every 5 seconds.Contact the factory.PROTOTYPE FIREMWAREYesA prototype version of the firmware is loaded.On power up only.Contact the factory.REMOTE DEVICE OFF SEC ETHERNET FAILNoOne or more GOOSE devices are not responding.Event driven – occurs when a device programmed to receive GOOSE messages stops receiving. Every 1 to 60 s, depending on GOOSE packets.Check connections.SNTP FAILURENoSNTP server not responding.10 to 60 seconds.Check sNTP configuration and/or network connections.SYSTEM EXCEPTIONYesAbnormal restart from modules being removed/inserted when powered-up, abnormal DC supply, or internal relay failure.Event driven.Contact the factory.	EEPROM DATA ERROR	Yes		On power up only.	code update is preformed, press the RESET key to clear target message. In
ERRORInterventionMemory is close to 100% capacity.Monitored every 5 seconds.Contact the factory.LOW ON MEMORYYesMemory is close to 100% capacity.Monitored every 5 seconds.Contact the factory.PRI ETHERNET FAILYesPrimary Ethernet connection failed.Monitored every 2 secondsCheck connections.PROTOTYPEYesA prototype version of the firmware is loaded.On power up only.Contact the factory.REMOTE DEVICE OFFNoOne or more GOOSE devices are not responding.Event driven – occurs when a device programmed to receive GOOSE messages stops receiving. Every 1 to 60 s, depending on GOOSE packets.Check GOOSE setup.SEC ETHERNET FAILYesSec. Ethernet connection failed.Monitored every 2 secondsCheck connections.SNTP FAILURENoSNTP server not responding.10 to 60 seconds.Check SNTP configuration and/or network connections.SYSTEM EXCEPTIONYesAbnormal restart from modules 	IRIG-B FAILURE	No			check cable functionality (i.e. look for physical damage or perform continuity test), ensure IRIG-B receiver is functioning, and check input signal level
PRI ETHERNET FAIL Yes Primary Ethernet connection failed. Monitored every 2 seconds Check connections. PROTOTYPE FIRMWARE Yes A prototype version of the firmware is loaded. On power up only. Contact the factory. REMOTE DEVICE OFF No One or more GOOSE devices are not responding. Event driven – occurs when a device programmed to receive GOOSE messages stops receiving. Every 1 to 60 s, depending on GOOSE packets. Check GOOSE setup. SEC ETHERNET FAIL Yes Sec. Ethernet connection failed. Monitored every 2 seconds Check connections. SNTP FAILURE No SNTP server not responding. 10 to 60 seconds. Check SNTP configuration and/or network connections. SYSTEM EXCEPTION Yes Abnormal restart from modules being removed/inserted when powered-up, abnormal DC supply, or internal relay failure. Event driven. Contact the factory.	LATCHING OUT ERROR	Yes	Latching output failure.	Event driven.	Contact the factory.
PROTOTYPE FIRMWARE Yes A prototype version of the firmware is loaded. On power up only. Contact the factory. REMOTE DEVICE OFF REMOTE DEVICE OFF No One or more GOOSE devices are not responding. Event driven – occurs when a device programmed to receive GOOSE messages stops receiving. Every 1 to 60 s, depending on GOOSE packets. Check GOOSE setup. SEC ETHERNET FAIL Yes Sec. Ethernet connection failed. Monitored every 2 seconds Check connections. SNTP FAILURE No SNTP server not responding. 10 to 60 seconds. Check SNTP configuration and/or network connections. SYSTEM EXCEPTION Yes Abnormal restart from modules being removed/inserted when powered-up, abnormal DC supply, or internal relay failure. Event driven. Contact the factory.	LOW ON MEMORY	Yes	Memory is close to 100% capacity.	Monitored every 5 seconds.	Contact the factory.
FIRMWARE is loaded. Frederical Frederical REMOTE DEVICE OFF No One or more GOOSE devices are not responding. Event driven – occurs when a device programmed to receive GOOSE messages stops receiving. Every 1 to 60 s, depending on GOOSE packets. Check GOOSE setup. SEC ETHERNET FAIL Yes Sec. Ethernet connection failed. Monitored every 2 seconds Check connections. SNTP FAILURE No SNTP server not responding. 10 to 60 seconds. Check SNTP configuration and/or network connections. SYSTEM EXCEPTION Yes Abnormal restart from modules being removed/inserted when powered-up, abnormal DC supply, or internal relay failure. Event driven. Contact the factory.	PRI ETHERNET FAIL	Yes	Primary Ethernet connection failed.	Monitored every 2 seconds	Check connections.
not responding.programmed to receive GOOSE messages stops receiving. Every 1 to 60 s, depending on GOOSE packets.SEC ETHERNET FAILYesSec. Ethernet connection failed.Monitored every 2 secondsCheck connections.SNTP FAILURENoSNTP server not responding.10 to 60 seconds.Check SNTP configuration and/or network connections.SYSTEM EXCEPTIONYesAbnormal restart from modules being removed/inserted when powered-up, abnormal DC supply, or internal relay failure.Event driven.Contact the factory.	PROTOTYPE FIRMWARE	Yes		On power up only.	Contact the factory.
SNTP FAILURE No SNTP server not responding. 10 to 60 seconds. Check SNTP configuration and/or network connections. SYSTEM EXCEPTION Yes Abnormal restart from modules being removed/inserted when powered-up, abnormal DC supply, or internal relay failure. Event driven. Contact the factory.	REMOTE DEVICE OFF	No		programmed to receive GOOSE messages stops receiving. Every 1 to	Check GOOSE setup.
SYSTEM EXCEPTION Yes Abnormal restart from modules being removed/inserted when powered-up, abnormal DC supply, or internal relay failure. Event driven. Contact the factory.	SEC ETHERNET FAIL	Yes	Sec. Ethernet connection failed.	Monitored every 2 seconds	Check connections.
being removed/inserted when powered-up, abnormal DC supply, or internal relay failure.	SNTP FAILURE	No	SNTP server not responding.	10 to 60 seconds.	
WATCHDOG ERROR No Some tasks are behind schedule. Event driven. Contact the factory.	SYSTEM EXCEPTION	Yes	being removed/inserted when powered-up, abnormal DC supply,	Event driven.	Contact the factory.
	WATCHDOG ERROR	No	Some tasks are behind schedule.	Event driven.	Contact the factory.

All differential techniques rely on the fact that under normal conditions, the sum of the currents entering each phase of a transmission line from all connected terminals is equal to the charging current for that phase. Beyond the fundamental differential principle, the three most important technical considerations are; data consolidation, restraint characteristic, and sampling synchronization. The L90 uses new and unique concepts in these areas.

Data consolidation refers to the extraction of appropriate parameters to be transmitted from raw samples of transmission line phase currents. By employing data consolidation, a balance is achieved between transient response and bandwidth requirements. Consolidation is possible along two dimensions: time and phases. Time consolidation consists of combining a time sequence of samples to reduce the required bandwidth. Phase consolidation consists of combining information from three phases and neutral. Although phase consolidation is possible, it is generally not employed in digital schemes, because it is desired to detect which phase is faulted. The L90 relay transmits data for all three phases.

Time consolidation reduces communications bandwidth requirements. Time consolidation also improves security by eliminating the possibility of falsely interpreting a single corrupted data sample as a fault.

The L90 relay system uses a new consolidation technique called "phaselets". Phaselets are partial sums of the terms involved in a complete phasor computation. The use of phaselets in the L90 design improves the transient response performance without increasing the bandwidth requirements.

Phaselets themselves are not the same as phasors, but they can be combined into phasors over any time window that is aligned with an integral number of phaselets (see the Phaselet Computation section in this chapter for details). The number of phaselets that must be transmitted per cycle per phase is the number of samples per cycle divided by the number of samples per phaselet. The L90 design uses 64 samples per cycle and 32 samples per phaselet, leading to a phaselet communication bandwidth requirement of 2 phaselets per cycle. Two phaselets per cycle fits comfortably within a communication bandwidth of 64 Kbaud, and can be used to detect faults within a half cycle plus channel delay.

The second major technical consideration is the restraint characteristic, which is the decision boundary between situations that are declared to be a fault and those that are not. The L90 uses an innovative adaptive decision process based on an on-line computation of the sources of measurement error. In this adaptive approach, the restraint region is an ellipse with variable major axis, minor axis, and orientation. Parameters of the ellipse vary with time to make best use of the accuracy of current measurements.

The third major element of L90 design is sampling synchronization. In order for a differential scheme to work, the data being compared must be taken at the same time. This creates a challenge when data is taken at remote locations.

The GE approach to clock synchronization relies upon distributed synchronization. Distributed synchronization is accomplished by synchronizing the clocks to each other rather than to a master clock. Clocks are phase synchronized to each other and frequency synchronized to the power system frequency. Each relay compares the phase of its clock to the phase of the other clocks and compares the frequency of its clock to the power system frequency and makes appropriate adjustments. As long as there are enough channels operating to provide protection, the clocks will be synchronized.

8.1.2 L90 ARCHITECTURE

The L90 system uses a peer to peer architecture in which the relays at every terminal are identical. Each relay computes differential current and clocks are synchronized to each other in a distributed fashion. The peer to peer architecture is based on two main concepts that reduce the dependence of the system on the communication channels: replication of protection and distributed synchronization.

Replication of protection means that each relay is designed to be able to provide protection for the entire system, and does so whenever it has enough information. Thus a relay provides protection whenever it is able to communicate directly with all other relays. For a multi-terminal system, the degree of replication is determined by the extent of communication interconnection. If there is a channel between every pair of relays, every relay provides protection. If channels are not provided between every pair of relays, only those relays that are connected to all other relays provide protection.

Each L90 relay measures three phase currents 64 times per cycle. Synchronization in sampling is maintained throughout the system via the distributed synchronization technique.

The next step is the removal of any decaying offset from each phase current measurement. This is done using a digital simulation of the so-called "mimic circuit" (based on the differential equation of the inductive circuit that generates the offset). Next, phaselets are computed by each L90 for each phase from the outputs of the mimic calculation, and transmitted to the

other relay terminals. Also, the sum of the squares of the raw data samples is computed for each phase, and transmitted with the phaselets.

At the receiving relay, the received phaselets are combined into phasors. Also, ground current is reconstructed from phase information. An elliptical restraint region is computed by combining sources of measurement error. In addition to the restraint region, a separate disturbance detector is used to enhance security.

The possibility of a fault is indicated by the detection of a disturbance as well as the sum of the current phasors falling outside of the elliptical restraint region. The statistical distance from the phasor to the restraint region is an indication of the severity of the fault. To provide speed of response that is commensurate with fault severity, the distance is filtered. For mild faults, filtering improves measurement precision at the expense of a slight delay, on the order of one cycle. Severe faults are detected within a single phaselet. Whenever the sum of phasors falls within the elliptical restraint region, the system assumes there is no fault, and uses whatever information is available for fine adjustment of the clocks.

8.1.3 REMOVAL OF DECAYING OFFSET

The inductive behavior of power system transmission lines gives rise to decaying exponential offsets during transient conditions, which could lead to errors and interfere with the determination of how well measured current fits a sinewave.

The current signals are pre-filtered using an improved digital MIMIC filter. The filter removes effectively the DC component(s) guaranteeing transient overshoot below 2% regardless of the initial magnitude and time constant of the dc component(s). The filter has significantly better filtering properties for higher frequencies as compared with a classical MIMIC filter. This was possible without introducing any significant phase delay thanks to the high sampling rate used by the relay. The output of the MIMIC calculation is the input for the phaselet computation. The MIMIC computation is applied to the data samples for each phase at each terminal. The equation shown is for one phase at one terminal.

8.1.4 PHASELET COMPUTATION

Phaselets are partial sums in the computation for fitting a sine function to measured samples. Each slave computes phaselets for each phase current and transmits phaselet information to the master for conversion into phasors. Phaselets enable the efficient computation of phasors over sample windows that are not restricted to an integer multiple of a half cycle at the power system frequency. Determining the fundamental power system frequency component of current data samples by minimizing the sum of the squares of the errors gives rise to the first frequency component of the Discrete Fourier Transform (DFT). In the case of a data window that is a multiple of a half cycle, the computation is simply sine and cosine weighted sums of the data samples. In the case of a window that is not a multiple of a half-cycle, there is an additional correction that results from the sine and cosine functions not being orthogonal over such a window. However, the computation can be expressed as a two by two matrix multiplication of the sine and cosine weighted sums.

Phaselets and sum of squares are computed for each phase at each terminal as follows. For the real part, we have:

$$I_{1_\text{Re}_A(k)} = \frac{4}{N} \sum_{p=0}^{N/2-1} \dot{i}_{1_f_A(k-p)} \cdot \cos\left(\frac{2\pi(p+1/2)}{N}\right)$$
(EQ 8.1)

For the imaginary part, we have:

$$I_{1_lm_A(k)} = -\frac{4}{N} \sum_{p=0}^{N/2-1} i_{1_f_A(k-p)} \cdot \sin\left(\frac{2\pi(p+1/2)}{N}\right)$$
(EQ 8.2)

where: *k* is the present phaselet index,

N is the number of samples per cycle, and

p is the present sample index

The computation of phaselets and sum of squares is basically a consolidation process. The phaselet sums are converted into stationary phasors by multiplying by a precomputed matrix. Phaselets and partial sums of squares are computed and time stamped at each relay and communicated to the remote relay terminals, where they are added and the matrix multiplication is performed. Since the sampling clocks are synchronized, the time stamp is simply a sequence number.

8.1 OVERVIEW

8.1.5 DISTURBANCE DETECTION

A disturbance detection algorithm is used to enhance security and to improve transient response. Conditions to detect a disturbance include the magnitude of zero-sequence current, the magnitude of negative-sequence current, and changes in positive, negative, or zero-sequence current. Normally, differential protection is performed using a full-cycle Fourier transform. Continuous use of a full-cycle Fourier means that some pre-fault data is also used for computation – this may lead to a slowdown in the operation of the differential function. To improve operating time, the window is resized to the half-cycle Fourier once a disturbance is detected, thus removing pre-fault data.

8.1.6 FAULT DETECTION

Normally, the sum of the current phasors from all terminals is zero for each phase at every terminal. A fault is detected for a phase when the sum of the current phasors from each terminal for that phase falls outside of a dynamic elliptical restraint boundary for that phase. The severity of the fault is computed as follows for each phase.

The differential current is calculated as a sum of local and remote currents. The real part is expressed as:

$$I_{\text{DIFF}_{\text{RE}}A} = I_{\text{LOC}_{\text{PHASOR}_{\text{RE}}A} + I_{\text{REM1}_{\text{PHASOR}_{\text{RE}}A} + I_{\text{REM2}_{\text{PHASOR}_{\text{RE}}A}}$$
(EQ 8.3)

The imaginary part is expressed as:

$$I_{\text{DIFF}_{\text{IM}_{\text{A}}}} = I_{\text{LOC}_{\text{PHASOR}_{\text{IM}_{\text{A}}}} + I_{\text{REM1}_{\text{PHASOR}_{\text{IM}_{\text{A}}}} + I_{\text{REM2}_{\text{PHASOR}_{\text{IM}_{\text{A}}}}}$$
(EQ 8.4)

The differential current is squared for the severity equation:

$$(I_{\text{DIFF}_A})^2 = (I_{\text{DIFF}_{\text{RE}_A}})^2 + (I_{\text{DIFF}_{\text{IM}_A}})^2$$
(EQ 8.5)

The restraint current is composed from two distinctive terms: traditional and adaptive. Each relay calculates local portion of the traditional and restraint current to be used locally and sent to remote peers for use with differential calculations. If more than one CT are connected to the relay (breaker-and-the half applications), then a maximum of all (up to 4) currents is chosen to be processed for traditional restraint:

The current chosen is expressed as:

$$(I_{\text{LOC}_{\text{TRAD}_{A}}})^{2} = \max((I_{1_{\text{MAG}_{A}}})^{2}, (I_{2_{\text{MAG}_{A}}})^{2}, (I_{3_{\text{MAG}_{A}}})^{2}, (I_{4_{\text{MAG}_{A}}})^{2}, (I_{q_{\text{MAG}_{A}}})^{2})$$
(EQ 8.6)

This current is then processed with the slope (S_1 and S_2) and breakpoint (BP) settings to form a traditional part of the restraint term for the local current as follows. For two-terminal systems, we have:

If
$$(I_{\text{LOC}_{\text{TRAD}_A}})^2 < \text{BP}^2$$

then $(I_{\text{LOC}_{\text{REST}_{\text{TRAD}_A}})^2 = 2(S_1 \cdot I_{\text{LOC}_{\text{TRAD}_A}})^2$ (EQ 8.7)
else $(I_{\text{LOC}_{\text{REST}_{\text{TRAD}_A}})^2 = 2((S_2 \cdot I_{\text{LOC}_{\text{TRAD}_A}})^2 - (S_2 \cdot \text{BP})^2) + 2(S_1 \cdot \text{BP})^2$

For three-terminal systems we have

If
$$(I_{\text{LOC}_{\text{TRAD}_A}})^2 < \text{BP}^2$$

then $(I_{\text{LOC}_{\text{REST}_{\text{TRAD}_A}})^2 = \frac{4}{3}(S_1 \cdot I_{\text{LOC}_{\text{TRAD}_A}})^2$ (EQ 8.8)
else $(I_{\text{LOC}_{\text{REST}_{\text{TRAD}_A}})^2 = \frac{4}{3}((S_2 \cdot I_{\text{LOC}_{\text{TRAD}_A}})^2 - (S_2 \cdot \text{BP})^2) + \frac{4}{3}(S_1 \cdot \text{BP})^2$

The final restraint current sent to peers and used locally in differential calculations is as follows:

$$I_{\text{LOC}_{\text{RESTRAINT}_{A}}} = \sqrt{\left(I_{\text{LOC}_{\text{REST}_{\text{TRAD}_{A}}}\right)^{2} + \text{MULT}_{A} \cdot \left(I_{\text{LOC}_{\text{ADA}_{A}}}\right)^{2}}$$
(EQ 8.9)

where: MULT_A is a multiplier that increases restraint if CT saturation is detected (see *CT Saturation Detection* for details); $I_{LOC ADA A}$ is an adaptive restraint term (see *Online Estimate Of Measurement Error* for details)

The squared restraining current is calculated as a sum of squared local and all remote restraints:

$$(I_{\text{REST}_A})^2 = (I_{\text{LOC}_{\text{PHASOR}_{\text{RESTRAINT}_A}})^2 + (I_{\text{REM1}_{\text{PHASOR}_{\text{RESTRAINT}_A}})^2 + (I_{\text{REM2}_{\text{PHASOR}_{\text{RESTRAINT}_A}})^2$$
(EQ 8.10)

The fault severity for each phase is determined by following equation:

$$S_A = (I_{\text{DIFF}_A})^2 - (2P^2 + (I_{\text{REST}_A})^2)$$
 (EQ 8.11)

where *P* is the pickup setting.

This equation is based on the adaptive strategy and yields an elliptical restraint characteristic. The elliptical area is the restraint region. When the adaptive portion of the restraint current is small, the restraint region shrinks. When the adaptive portion of the restraint current increases, the restraint region grows to reflect the uncertainty of the measurement. The computed severity increases with the probability that the sum of the measured currents indicates a fault. With the exception of "Restraint", all quantities are defined in previous sections. "Adaptive Restraint" is a restraint multiplier, analogous to the slope setting of traditional differential approaches, for adjusting the sensitivity of the relay.

Raising the restraint multiplier corresponds to demanding a greater confidence interval, and has the effect of decreasing sensitivity while lowering it is equivalent to relaxing the confidence interval and increases sensitivity. Thus, the restraint multiplier is an application adjustment that is used to achieve the desired balance between sensitivity and security. The computed severity is zero when the operate phasor is on the elliptical boundary, is negative inside the boundary, and positive outside the boundary. Outside of the restraint boundary, the computed severity grows as the square of the fault current. The restraint area grows as the square of the error in the measurements.

8.1.7 CLOCK SYNCHRONIZATION

Synchronization of data sampling clocks is needed in a digital differential protection scheme, because measurements must be made at the same time. Synchronization errors show up as phase angle and transient errors in phasor measurements at the terminals. By phase angle errors, we mean that identical currents produce phasors with different phase angles. By transient errors, we mean that when currents change at the same time, the effect is seen at different times at different measurement points. For best results, samples should be taken simultaneously at all terminals.

In the case of peer to peer architecture, synchronization is accomplished by synchronizing the clocks to each other rather than to a master clock. Each relay compares the phase of its clock to the phase of the other clocks and compares the frequency of its clock to the power system frequency and makes appropriate adjustments. The frequency and phase tracking algorithm keeps the measurements at all relays within a plus or minus 25 microsecond error during normal conditions for a 2 or 3 terminal system. For 4 or more terminals the error may be somewhat higher, depending on the quality of the communications channels. The algorithm is unconditionally stable. In the case of 2 and 3 terminal systems, asymmetric communications channel delay is automatically compensated for. In all cases, an estimate of phase error is computed and used to automatically adapt the restraint region to compensate. Frequency tracking is provided that will accommodate any frequency shift normally encountered in power systems.

8.1.8 FREQUENCY TRACKING AND PHASE LOCKING

Each relay has a digital clock that determines when to take data samples and which is phase synchronized to all other clocks in the system and frequency synchronized to the power system frequency. Phase synchronization drives the relative timing error between clocks to zero, and is needed to control the uncertainty in the phase angle of phasor measurements, which will be held to under 26 microseconds (0.6 degrees). Frequency synchronization to the power system eliminates a source of error in phasor measurements that arises when data samples do not exactly span one cycle.

The block diagram for clock control for a two terminal system is shown in Figure 8–4. Each relay makes a local estimate of the difference between the power system frequency and the clock frequency based on the rotation of phasors. Each relay also makes a local estimate of the time difference between its clock and the other clocks either by exchanging timing information over communications channels or from information that is in the current phasors, depending on whichever one is more accurate at any given time. A loop filter then uses the frequency and phase angle deviation information to make fine adjustments to the clock frequency. Frequency tracking starts if the current at one or more terminals is above 0.125 pu of nominal; otherwise, the nominal frequency is used.




Figure 8–1: BLOCK DIAGRAM FOR CLOCK SYNCHRONIZATION IN A 2-TERMINAL SYSTEM

The L90 provides sensitive digital current differential protection by computing differential current from current phasors. To improve sensitivity, the clocks are controlling current sampling are closely synchronized via the ping-pong algorithm. However, this algorithm assumes the communication channel delay is identical in each direction. If the delays are not the same, the error between current phasors is equal to half of the transmit-receive time difference. If the error is high enough, the relay perceives the "apparent" differential current and misoperates.

For applications where the communication channel is not symmetric (for example, SONET ring), the L90 allows the use of GPS (Global Positioning System) to compensate for the channel delay asymmetry. This feature requires a GPS receiver to provide a GPS clock signal to the L90 IRIG-B input. With this option there are two clocks as each terminal: a local sampling clock and a local GPS clock. The sampling clock controls data sampling while the GPS clock provides an accurate, absolute time reference used to measure channel asymmetry. The local sampling clocks are synchronized to each other in phase and to the power system in frequency. The local GPS clocks are synchronized to GPS time using the externally provided GPS time signal.

GPS time stamp is included in the transmitted packet along with the sampling clock time stamp. Both sampling clock deviation and channel asymmetry are computed from the four time-stamps. One half of the channel asymmetry is then subtracted from the computed sampling clock deviation. The compensated deviation drives the phase and frequency lock loop (PFLL) as shown on the diagram above. If GPS time reference is lost, the channel asymmetry compensation is not enabled, and the relay clock may start to drift and accumulate differential error. In this case, the 87L function has to be blocked. Refer to Chapter 9: Application of Settings for samples of how to program the relay.

8.1.9 FREQUENCY DETECTION

Estimation of frequency deviation is done locally at each relay based on rotation of positive sequence current, or on rotation of positive sequence voltage, if it is available. The counter clockwise rotation rate is proportional to the difference between the desired clock frequency and the actual clock frequency. With the peer to peer architecture, there is redundant frequency tracking, so it is not necessary that all terminals perform frequency detection.

Normally each relay will detect frequency deviation, but if there is no current flowing nor voltage measurement available at a particular relay, it will not be able to detect frequency deviation. In that case, the frequency deviation input to the loop filter is set to zero and frequency tracking is still achieved because of phase locking to the other clocks. If frequency detection is lost at all terminals because there is no current flowing then the clocks continue to operate at the frequency present at the time of the loss of frequency detection. Tracking will resume as soon as there is current.

The rotational rate of phasors is equal to the difference between the power system frequency and the ratio of the sampling frequency divided by the number of samples per cycle. The correction is computed once per power system cycle at each relay. For conciseness, we use a phasor notation:

$$\overline{I(n)} = \operatorname{Re}(\operatorname{Phasor}_{n}) + j \cdot \operatorname{Im}(\operatorname{Phasor}_{n})$$

$$\overline{I_{a, k}(n)} = \overline{I(n)} \quad \text{for phase } a \text{ from the } k \text{th terminal at time step } n$$

$$\overline{I_{b, k}(n)} = \overline{I(n)} \quad \text{for phase } b \text{ from the } k \text{th terminal at time step } n$$

$$\overline{I_{c, k}(n)} = \overline{I(n)} \quad \text{for phase } c \text{ from the } k \text{th terminal at time step } n$$

$$\overline{I_{c, k}(n)} = \overline{I(n)} \quad \text{for phase } c \text{ from the } k \text{th terminal at time step } n$$

Each terminal computes positive sequence current:

$$\overline{I_{pos,k}(n)} = \frac{1}{3} (\overline{I_{a,k}(n)} + \overline{I_{b,k}(n)} \cdot e^{j2\pi/3} + \overline{I_{c,k}(n)} \cdot e^{j2\pi/3})$$
(EQ 8.13)

Each relay computes a quantity derived from the positive sequence current that is indicative of the amount of rotation from one cycle to the next, by computing the product of the positive sequence current times the complex conjugate of the positive sequence current from the previous cycle:

$$\overline{\text{Deviation}_k(n)} = \overline{I_{\text{pos}, k}(n)} \times \overline{I_{\text{pos}, k}(n-N)}^*$$
(EQ 8.14)

The angle of the deviation phasor for each relay is proportional to the frequency deviation at that terminal. Since the clock synchronization method maintains frequency synchronism, the frequency deviation is approximately the same for each relay. The clock deviation frequency is computed from the deviation phasor:

FrequencyDeviation =
$$\frac{\Delta f}{f} = \frac{\tan^{-1}(\operatorname{Im}(\operatorname{Deviation})/\operatorname{Re}(\operatorname{Deviation}))}{2\pi}$$
 (EQ 8.15)

Note that a four quadrant arctangent can be computed by taking the imaginary and the real part of the deviation separately for the two arguments of the four quadrant arctangent. Also note that the input to the loop filter is in radian frequency which is two pi times the frequency in cycles per second; that is, $\Delta \omega = 2\pi \cdot \Delta f$.

So the radian frequency deviation can be calculated simply as:

$$\Delta \omega = \Delta f \cdot \tan^{-1}(\operatorname{Im}(\operatorname{Deviation})/\operatorname{Re}(\operatorname{Deviation}))$$
 (EQ 8.16)

8.1.10 PHASE DETECTION

There are two separate sources of clock phase information; exchange of time stamps over the communications channels and the current measurements themselves (although voltage measurements can be used to provide frequency information, they cannot be used for phase detection). Current measurements can generally provide the most accurate information, but are not always available and may contain large errors during faults or switching transients. Time stamped messages are the most reliable source of phase information but suffer from a phase offset due to a difference in the channel delays in each direction between a pair of relays. In some cases, one or both directions may be switched to a different physical path, leading to gross phase error.

The primary source of phase information are CPU time-tagged messages. If GPS compensation is enabled, GPS time stamps are used to compensate for asymmetry. In all cases, frequency deviation information is also used when available. The phase difference between a pair of clocks is computed by an exchange of time stamps. Each relay exchanges time stamps with all other relays that can be reached.

It is not necessary to exchange stamps with every relay, and the method works even with some of the channels failed. For each relay that a given relay can exchange time stamps with, the clock deviation is computed each time a complete set of time stamps arrives. The net deviation is the total deviation divided by the total number of relays involved in the exchange.

For example, in the case of two terminals, each relay computes a single time deviation from time stamps, and divides the result by two. In the case of three terminals, each relay computes two time deviations and divides the result by three. If a channel is lost, the single deviation that remains is divided by two.

Four time stamps are needed to compute round trip delay time and phase deviation. Three stamps are included in the message in each direction. The fourth time stamp is the time when the message is received. Each time a message is received the oldest two stamps of the four time stamps are saved to become the first two time stamps of the next outgoing message. The third time stamp of an outgoing message is the time when the message is transmitted. A fixed time shift is allowed between the stamp values and the actual events, provided the shift for outgoing message time stamps is the same for all relays, and the shift incoming message time stamps is also identical.

To reduce bandwidth requirements, time stamps are spread over 3 messages. In the case of systems with 4 messages per cycle, time stamps are sent out on three of the four messages, so a complete set is sent once per cycle. In the case of systems with 1 message per cycle, three time stamps are sent out each cycle in a single message. The transmit and receive time stamps are based on the first message in the sequence.

One of the strengths of this approach is that it is not necessary to explicitly identify or match time stamp messages. Usually, two of the time stamps in an outgoing message are simply taken from the last incoming message. The third time stamp is the transmittal time. However, there are two circumstances when these time stamps are not available. One situation is when the first message is transmitted by a given relay. The second is when the exchange is broken long enough to invalidate the last received set of time stamps (if the exchange is broken for longer than 66 ms, the time stamps from a given clock could roll over twice, invalidating time difference computations). In either of these situations, the next outgoing set of time stamps is a special start-up set containing transmittal time only. When such a message is received, nothing is computed from it, except the message time stamp and the received time stamp are saved for the next outgoing message (it is neither necessary nor desirable to "reset" the local clock when such a message is received).

Error analysis shows that time stamp requirements are not very stringent because of the smoothing behavior of the phase locked loop. The time stamp can be basically a sample count with enough bits to cover the worst round trip, including channel delay and processing delay. An 8 bit time stamp with 1 bit corresponding to 1/64 of a cycle will accommodate a round trip delay of up to 4 cycles, which should be more than adequate.

The computation of round trip delay and phase offset from four time stamps is as follows:

$$a = I_{i-2} - I_{i-3}$$

$$b = T_i - T_{i-1}$$

$$\delta_i = a + b$$

$$\theta_i = \frac{a - b}{2}$$

(EQ 8.17)

The *T*s are the time stamps, with T_i the newest. Delta is the round trip delay. Theta is the clock offset, and is the correct sign for the feedback loop. Note that the time stamps are unsigned numbers that wrap around, while *a* and *b* can be positive or negative; δ_i must be positive and θ_i can be positive or negative. Some care must be taken in the arithmetic to take into account possible roll over of any of the time stamps. If T_{i-2} is greater than T_{i-1} , there was a roll over in the clock responsible for those two time stamps.

To correct for the roll over, subtract 256 from the round trip and subtract 128 from the phase angle. If T_{i-3} is greater than T_i , add 256 to the round trip and add 128 to the phase angle. Also, if the above equations are computed using integer values of time stamps, a conversion to phase angle in radians is required by multiplying by π / 32.

Time stamp values are snapshots of the local 256 bit sample counter taken at the time of the transmission or receipt of the first message in a time stamp sequence. This could be done either in software or hardware, provided the jitter is limited to less than plus or minus 130 μ s. A fixed bias in the time stamp is acceptable, provided it is the same for all terminals.

Another source of phase information in the case of a two or three-terminal system are the current measurements. In the case of a two terminal system, phase angle deviation at a terminal is computed as follows:

$$\phi_1(n) = \frac{1}{2} \cdot \tan^{-1} \left(\frac{-\operatorname{Im}(\overline{I_{pos,2}(n)} \cdot \overline{I_{pos,1}(n)}^*)}{-\operatorname{Re}(\overline{I_{pos,2}(n)} \cdot \overline{I_{pos,1}(n)}^*)} \right)$$
(EQ 8.18)

Again, it is possible to use a four quadrant arctangent, in which case the minus signs are needed on the imaginary and the real part as shown. The subscript 1 refers to the current at the local peer and the subscript 2 refers to the current at the remote peer.

In the case of a three terminal system, the phase deviation at each terminal is computed as:

$$\phi_{1}(n) = \frac{\text{Re}((\overline{I_{pos,3}(n)} - \overline{I_{pos,2}(n)}) \cdot (\overline{I_{pos,1}(n)^{*}} + \overline{I_{pos,2}(n)^{*}} + \overline{I_{pos,3}(n)^{*}}))}{\text{Im}(\overline{I_{pos,2}(n)} \cdot \overline{I_{pos,1}(n)^{*}} + \overline{I_{pos,3}(n)} \cdot \overline{I_{pos,2}(n)^{*}} + \overline{I_{pos,3}(n)^{*}})}$$
(EQ 8.19)

Numbering of the terminals is not critical. Subscript 1 refers to the local peer. Subscripts 2 and 3 refer to the other 2 peers. Swapping 2 and 3, flips the sign of both the numerator and the denominator.

Regarding timing of the computations, the latest available phase and frequency deviation information is furnished to the loop filter once per cycle in the case of a 64 Kbaud communications channel, and once every 3 cycles in the case of a 9600 baud communications channel.




Figure 8–2: ROUND TRIP DELAY AND CLOCK OFFSET COMPUTATION FROM TIME STAMPS

8.1.11 PHASE LOCKING FILTER

Filters are used in the phase locked loop to assure stability, to reduce phase and frequency noise. This is well known technology. The primary feedback mechanism shown in the Loop Block Diagram is phase angle information through the well known proportional plus integral (PI) filter (the Z in the diagram refers to a unit delay, and 1 / (Z - 1) represents a simple digital first order integrator). This loop is used to provide stability and zero steady state error.

A PI filter has two time parameters that determine dynamic behavior: the gain for the proportional term and the gain for the integral. Depending on the gains, the transient behavior of the loop can be underdamped, critically damped, or over damped. For this application, critically damped is a good choice.

This sets a constraint relating the two parameters. A second constraint is derived from the desired time constants of the loop. By considering the effects of both phase and frequency noise in this application it can be shown that optimum behavior results with a certain proportion between phase and frequency constraints.

A secondary input is formed through the frequency deviation input of the filter. Whenever frequency deviation information is available, it is used for this input; otherwise, the input is zero. Because frequency is the derivative of phase information, the appropriate filter for frequency deviation is an integrator, which is combined with the integrator of the PI filter for the phase. It is very important to combine these two integrators into a single function because it can be shown if two separate integrators are used, they can drift in opposite directions into saturation, because the loop would only drive their sum to zero.

In normal operation, frequency tracking at each terminal matches the tracking at all other terminals, because all terminals will measure approximately the same frequency deviation. However, if there is not enough current at a terminal to compute frequency deviation, frequency tracking at that terminal is accomplished indirectly via phase locking to other terminals. A small phase deviation must be present for the tracking to occur.

Also shown in the loop is the clock itself, because it behaves like an integrator. The clock is implemented in hardware and software with a crystal oscillator and a counter.




Figure 8–3: BLOCK DIAGRAM OF LOOP FILTER

There are 4 gains in the filter that must be selected once and for all as part of the design of the system. The gains are determined by the time step of the integrators, and the desired time constants of the system as follows:

$$KI = \frac{T_{repeat}}{T_{phase}^{2}}, \quad KP = \frac{2}{T_{phase}}, \quad KF = \frac{T_{repeat}}{T_{frequency}}$$
(EQ 8.20)

where: T_{repeat} = the time between execution of the filter algorithm

 T_{phase} = time constant for the primary phase locked loop

 $T_{frequency}$ = time constant for the frequency locked loop

Another new invention in the L90 relay system is the clock. Using the conventional approach to implementing a digital clock to achieve the desired goal for phase uncertainty of 0.01 radians. A variation of the concept used in sigma delta modulation can be used to greatly extend the effective resolution of the clock. For example, it is possible to get the effective resolution of a 32 bit counter and a 400 GHz oscillator without much trouble.

The concept is to implement a fractional count. The concept as applied in the L90 digital current differential relay is discussed below.

The existing crystal clock and 16-bit counter control both time stamping and data sampling. The counter is loaded with a desired period, which is for four data samples. Each time the period is counted out, data is sampled. After 4 samples (1/16 of a cycle), the counter is reloaded, possibly with a new value. The new idea is implemented completely in software.

Time periods between data samples are computed as 32-bit multiples of the clock period, with a 16-bit integer and 16 fraction. Two separate 16-bit registers control the clock: one register controls the integer portion of the time period, the other is used to control the fractional portion. The integer register is used to reload the hardware counter every four samples.

There are two possible reload values for the counter: either the value in the integer register is used directly, or one is added to it, depending on the contents of the fraction register. The fraction register is used to carry a running total of the fractional portion of the desired time period. Each time the hardware counter is reloaded, the fractional portion of the desired period is added to the fractional register, occasionally generating a carry. Whenever a carry is generated, the counter reload value for the next period is increased by one for that period only. The fractional register is never reset, even when the desired period changes. Other clock related functions include time stamps and sequence numbers.

Phase noise analysis indicates that not many bits are needed for time stamps because of the smoothing effects of the loop filter. Basically, a simple integer count of the number of samples is adequate. That is, a resolution of 260 microseconds in the time stamps is adequate. Assuming a worst round trip channel delay of 4 cycles, an 8 bit counter is adequate for time stamping. Every 1/64 of a cycle when data is sampled, an 8 bit counter should be incremented and allowed to simply roll over to 0 after a count of 255 which should occur exactly every 4 cycles at the beginning of the cycle. Whenever a time stamp is needed, the time stamp counter is simply read.

A message sequence number is also needed with a granularity of 1/2 cycle. A message sequence number can be simply extracted from the 4 high order bits of the time stamp counter. Since the time stamps may or may not have any relationship to the message sequence number in a message, both are needed.

8.1.13 MATCHING PHASELETS

An algorithm is needed to match phaselets, detect lost messages, and detect communications channel failure. Channel failure is defined by a sequence of lost messages, where the length of the sequence is a design parameter. In any case, the sequence should be no longer than the maximum sequence number (4 cycles) in order to be able to match up messages when the channel is assumed to be operating normally.

A channel failure can be detected by a watchdog software timer that times the interval between consecutive incoming messages. If the interval exceeds a maximum limit, channel failure is declared and the channel recovery process is initiated.

While the channel is assumed to be operating normally, it is still possible for an occasional message to be lost, in which case fault protection is suspended for the time period that depends on that message, and is resumed on the next occasional message. A lost message is detected simply by looking at the sequence numbers of incoming messages. A lost message will show up as a gap in the sequence.

Sequence numbers are also used to match messages for the protection computation. Whenever a complete set of current measurements from all terminals with matching sequence numbers are available, the differential protection function is computed using that set of measurements.

8.1.14 START-UP

Initialization in our peer to peer architecture is done independently at each terminal. Relays can be turned on in any order with the power system either energized or de-energized. Synchronization and protection functions are accomplished automatically whenever enough information is available.

After a relay completes other initialization tasks such as resetting of buffer pointers and determining relay settings, initial values are computed for any state variables in the loop filters or the protection functions. The relay starts its clock at the nominal power system frequency. Phaselet information is computed and transmitted.

8 THEORY OF OPERATION

- Outgoing messages over a given channel are treated in the same way as during the channel recovery process. The special start-up message is sent each time containing only a single time step value.
- When incoming messages begin arriving over a channel, that channel is placed in service and the loop filters are started up for that channel.
- Whenever the total clock uncertainty is less than a fixed threshold, the phase locking filter is declared locked and differential protection is enabled.

8.1.15 HARDWARE AND COMMUNICATION REQUIREMENTS

The average total channel delay in each direction is not critical, provided the total round trip delay is less than 4 power system cycles. The jitter is important, and should be less than $\pm 130 \,\mu$ s in each direction. The effect of a difference in the average delay between one direction and the other depends on the number of terminals. In the case of a 2 or 3 terminal system, the difference is not critical, and can even vary with time. In the case of a 4 or more terminal system, variation in the difference limits the sensitivity of the system.

- The allowable margin of 130 µs jitter includes jitter in servicing the interrupt generated by an incoming message. For both incoming and outgoing messages, the important parameter is the jitter between when the time stamp is read and when the message begins to go out or to come in.
- The quality of the crystal driving the clock and software sampling is not critical, because of the compensation provided by the phase and frequency tracking algorithm, unless it is desired to perform under or over frequency protection. From the point of view of current differential protection only, the important parameter is the rate of drift of crystal frequency, which should be less than 100 parts per million per minute.
- A 6 Mhz clock with a 16-bit hardware counter is adequate, provided the method is used for achieving the 32-bit resolution that is described in this document.
- An 8-bit time stamp is adequate provided time stamp messages are exchanged once per cycle.
- A 4-bit message sequence number is adequate.

Depending on the 87L settings, channel asymmetry (the difference in the transmitting and receiving paths channel delay) cannot be higher than 1 to 1.5 ms if channel asymmetry compensation is not used. However, if the relay detects asymmetry higher than 1.5 ms, the 87L DIFF CH ASYM DET FlexLogic[™] operand is set high and the event and target are raised (if they are enabled in the **CURRENT DIFFERENTIAL** menu) to provide an indication about potential danger.

8.1.16 ONLINE ESTIMATE OF MEASUREMENT ERRORS

GE's adaptive elliptical restraint characteristic is a good approximation to the cumulative effects of various sources of error in determining phasors. Sources of error include power system noise, transients, inaccuracy in line charging current computation, current sensor gain, phase and saturation error, clock error, and asynchronous sampling. Errors that can be controlled are driven to zero by the system. For errors that cannot be controlled, all relays compute and sum the error for each source of error for each phase. The relay computes the error caused by power system noise, CT saturation, harmonics, and transients. These errors arise because power system currents are not always exactly sinusoidal. The intensity of these errors varies with time; for example, growing during fault conditions, switching operations, or load variations. The system treats these errors as a Gaussian distribution in the real and in the imaginary part of each phasor, with a standard deviation that is estimated from the sum of the squares of the differences between the data samples and the sine function that is used to fit them. This error has a spectrum of frequencies. Current transformer saturation is included with noise and transient error. The error for noise, harmonics, transients, and current transformer saturation is computed as follows. First, the sum of the squares of the errors in the data samples is computed from the sum of squares information for the present phaselet:

SumSquares_{1_A(k)} =
$$\frac{4}{N} \sum_{p=0}^{N/2-1} (i_{1_{-}f_{-}A(k-p)})^2$$
 (EQ 8.21)

Then fundamental magnitude is computed as follows for the same phaselet:

$$I_{1_MAG_A} = \sqrt{(I_{1_RE_A})^2 + (I_{1_IM_A})^2}$$
 (EQ 8.22)

Finally, the local adaptive restraint term is computed as follows, for each local current:

$$(I_{1_ADA_A})^2 = \frac{4}{N} (SumSquares_{1_A(k)} - (I_{1_MAG_A})^2)$$
 (EQ 8.23)

Another source of the measurement errors is clock synchronization error, resulting in a clock uncertainty term. The L90 algorithm accounts for two terms of synchronization error corresponding to:

- Raw clock deviation computed from time stamps. There are several effects that cause it to not track exactly. First, the ping-pong algorithm inherently produces slightly different estimates of clock deviation at each terminal. Second, because the transmission of time stamps is spread out over several packets, the clock deviation estimate is not up to date with other information it is combined with. Channel asymmetry also contributes to this term. The clock deviation computation is indicated in equation 8.15 as θ_i. If 2 channels are used, clock deviation is computed for both channels and then average of absolute values is computed. If GPS compensation is used, then GPS clock compensation is sub-tracted from the clock deviation.
- Startup error. This term is used to estimate the initial startup transient of PFLLs. During startup conditions, a decaying
 exponential is computed to simulate envelope of the error during startup

The clock uncertainty is expressed as:

Eventually, the local clock error is computed as:

$$CLOCK_{A} = \frac{(clock_unc)^{2}}{9} \cdot \left(\left(I_{LOC_RE_A} \right)^{2} + \left(I_{LOC_IM_A} \right)^{2} \right)$$
(EQ 8.25)

The local squared adaptive restraint is computed from all local current sources (1 to 4) and is obtained as follows:

$$(I_{\text{LOC}_\text{ADA}_\text{A}})^{2} = 18 \cdot ((I_{1_\text{ADA}_\text{A}})^{2} + (I_{2_\text{ADA}_\text{A}})^{2} + (I_{3_\text{ADA}_\text{A}})^{2} + (I_{4_\text{ADA}_\text{A}})^{2} + (I_{4_\text{A}})^{2} $

8.1.17 CT SATURATION DETECTION

Current differential protection is inherently dependent on adequate CT performance at all terminals of the protected line, especially during external faults. CT saturation, particularly when it happens at only one terminal of the line, introduces a spurious differential current that may cause the differential protection to misoperate.

The L90 applies a dedicated mechanism to cope with CT saturation and ensure security of protection for external faults. The relay dynamically increases the weight of the square of errors (the so-called 'sigma') portion in the total restraint quantity, but for external faults only. The following logic is applied:

- First, the terminal currents are compared against a threshold of 3 pu to detect overcurrent conditions that may be caused by a fault and may lead to CT saturation.
- For all the terminal currents that are above the 3 pu level, the relative angle difference is calculated. If all three terminals see significant current, then all three pairs (1, 2), (2, 3), and (1, 3) are considered and the maximum angle difference is used in further calculations.
- .
 - Depending on the angle difference between the terminal currents, the value of sigma used for the adaptive restraint current is increased by the multiple factor of 1, 5, or 2.5 to 5 as shown below. As seen from the figure, a factor of 1 is used for internal faults, and a factor of 2.5 to 5 is used for external faults. This allows the relay to be simultaneously sensitive for internal faults and robust for external faults with a possible CT saturation.

If more than one CT is connected to the relay (breaker-and-the half applications), the CT saturation mechanism is executed between the maximum local current against the sum of all others, then between the maximum local and remote currents to select the secure multiplier MULT. A Maximum of two (local and remote) is selected and then applied to adaptive restraint.




Figure 8–4: CT SATURATION ADAPTIVE RESTRAINT MULTIPLIER

8.1.18 CHARGING CURRENT COMPENSATION

The basic premise for the operation of differential protection schemes in general, and of the L90 line differential element in particular, is that the sum of the currents entering the protected zone is zero. In the case of a power system transmission line, this is not entirely true because of the capacitive charging current of the line. For short transmission lines the charging current is a small factor and can therefore be treated as an unknown error. In this application the L90 can be deployed without voltage sensors and the line charging current is included as a constant term in the total variance, increasing the differential restraint current. For long transmission lines the charging current is a significant factor, and should be computed to provide increased sensitivity to fault current.

Compensation for charging current requires the voltage at the terminals be supplied to the relays. The algorithm calculates $C \times dv/dt$ for each phase, which is then subtracted from the measured currents at both ends of the line. This is a simple approach that provides adequate compensation of the capacitive current at the fundamental power system frequency. Travelling waves on the transmission line are not compensated for, and contribute to restraint by increasing the measurement of errors in the data set.

The underlying single phase model for compensation for a two and three terminal system are shown below.




Figure 8–5: 2-TERMINAL TRANSMISSION LINE SINGLE PHASE MODEL FOR COMPENSATION




Figure 8–6: 3-TERMINAL TRANSMISSION LINE SINGLE PHASE MODEL FOR COMPENSATION

Apportioning the total capacitance among the terminals is not critical for compensating the fundamental power system frequency charging current as long as the total capacitance is correct. Compensation at other frequencies will be approximate.

If the VTs are connected in wye, the compensation is accurate for both balanced conditions (i.e. all positive, negative and zero sequence components of the charging current are compensated). If the VTs are connected in delta, the compensation is accurate for positive and negative sequence components of the charging current. Since the zero sequence voltage is not available, the L90 cannot compensate for the zero sequence current.

The compensation scheme continues to work with the breakers open, provided the voltages are measured on the line side of the breakers.

For very long lines, the distributed nature of the line leads to the classical transmission line equations which can be solved for voltage and current profiles along the line. What is needed for the compensation model is the effective positive and zero sequence capacitance seen at the line terminals.

Finally, in some applications the effect of shunt reactors needs to be taken into account. With very long lines shunt reactors may be installed to provide some of the charging current required by the line. This reduces the amount of charging current flowing into the line. In this application, the setting for the line capacitance should be the residual capacitance remaining after subtracting the shunt inductive reactance from the total capacitive reactance at the power system frequency.

8.1.19 DIFFERENTIAL ELEMENT CHARACTERISTICS

The differential element is completely dependent on receiving data from the relay at the remote end of the line, therefore, upon startup, the differential element is disabled until the time synchronization system has aligned both relays to a common time base. After synchronization is achieved, the differential is enabled. Should the communications channel delay time increase, such as caused by path switching in a SONET system or failure of the communications power supply, the relay will act as outlined in the next section.

The L90 incorporates an adaptive differential algorithm based on the traditional percent differential principle. In the traditional percent differential scheme, the operating parameter is based on the phasor sum of currents in the zone and the restraint parameter is based on the scalar (or average scalar) sum of the currents in the protected zone - when the operating parameter divided by the restraint parameter is above the slope setting, the relay will operate. During an external fault, the operating parameter is relatively small compared to the restraint parameter, whereas for an internal fault, the operating parameter is relatively large compared to the restraint parameter. Because the traditional scheme is not adaptive, the element settings must allow for the maximum amount of error anticipated during an out-of-zone fault, when CT errors may be high and/or CT saturation may be experienced.

The major difference between the L90 differential scheme and a percent differential scheme is the use of an estimate of errors in the input currents to increase the restraint parameter during faults, permitting the use of more sensitive settings than those used in the traditional scheme. The inclusion of the adaptive feature in the scheme produces element characteristic equations that appear to be different from the traditional scheme, but the differences are minimal during system steady-state conditions. The element equations are shown in the Operating Condition Calculations section.

8.1.20 RELAY SYNCHRONIZATION

On startup of the relays, the channel status will be checked first. If channel status is OK, all relays will send a special "startup" message and the synchronization process will be initiated. It will take about 5 to 7 seconds to declare PFLL status as OK and to start performing current differential calculations. If one of the relays was powered off during the operation, the synchronization process will restart from the beginning. Relays tolerate channel delay (resulting sometimes in step change in communication paths) or interruptions up to 4 power cycles round trip time (about 66 ms at 60 Hz) without any deterioration in performance. If communications are interrupted for more than 4 cycles, the following applies:

In 2-terminal mode:

- 1. With second redundant channel, relays will not lose functionality at all if second channel is live.
- 2. With one channel only, relays have a 5 second time window. If the channel is restored within this time, it takes about 2-3 power cycles of valid PFLL calculations (and if estimated error is still within margin) to declare that PFLL is OK. If the channel is restored later than 5 seconds, PFLL at both relays will be declared as failed and the re-synch process will be initiated (about 5 to 7 seconds) after channel status becomes OK.

In 3-terminal mode:

- 1. If one of the channels fails, the configuration reverts from Master-Master to Master-Slave where the Master relay has both channels live. The Master relay PFLL keeps the 2 Slave relays in synchronization, and therefore there is no time limit for functionality. The PFLL of the Slave relays will be "suspended" (87L function will not be performed at these relays but they can still trip via DTT from the Master relay) until the channel is restored. If the estimated error is within margin upon channel restoration and after 2 to 3 power cycles of valid PFLL calculations, the PFLL will be declared as OK and the configuration will revert back to Master-Master.
- 2. If 2 channels fail, PFLL at all relays will be declared as failed and when the channels are back into service, the resynch process will be initiated (about 5 to 7 seconds) after channel status becomes OK.

Depending on the system configuration (number of terminals and channels), the 87L function operability depends on the status of channel(s), status of synchronization, and status of channel(s) ID validation. All these states are available as Flex-Logic[™] operands, for viewing in actual values, logged in the event recorder (if events are enabled in 87L menu), and also trigger Targets (if targets are enabled in 87L menu). These FlexLogic[™] operands are readily to be used to trigger alarm, lit LED and to be captured in oscillography.

There is, however, a single FlexLogic[™] operand 87L BLOCKED, reflecting whether or not the local current differential function is blocked due to communications or settings problems. The state of this operand is based on the combination of conditions outlined above and it is recommended that it be used to enable backup protection if 87L is not available.

The FlexLogic[™] operand 87L BLOCKED is set when the 87L function is enabled and any of the following three conditions apply:

1. Channel fail as indicated below:

At least one channel failed either at 3 Terminal or 2 Terminal-1 Channel systems, or Both channels failed at 2 Terminal-2 Channels

- 2. PFFL fail or suspended,
- 3. Channel ID failure detected on at least one channel at either system.

All L90 communications alarms can be divided by major and minor alarms.

The major alarms are Channel Fail, PFLL Fail, and Channel ID Fail. The relay is blocked automatically if any of these conditions occur. Therefore, there is no need to assign these operands to a current differential block setting.

The minor alarms are CRC Fail and Lost Packet, which are indicators of a poor or noisy communications channel. If the relay recognizes that a packet is lost or corrupted, the 87L feature is not processed at that protection pass. Instead, it waits for the next valid packet.

Characteristics of differential elements can be shown in the complex plane. The operating characteristics of the L90 are fundamentally dependant on the relative ratios of the local and remote current phasor magnitudes and the angles of I_{loc} / I_{rem} as shown in the *Restraint Characteristics* figure.

The main factors affecting the trip-restraint decisions are:

- 1. Difference in angles (+ real represents pure internal fault when currents are essentially in phase, real represents external fault when currents are 180° apart).
- 2. The magnitude of remote current.
- 3. The magnitude of the local current.
- 4. Dynamically estimated errors in calculations.
- 5. Settings.

The following figure also shows the relay's capability to handle week-infeed conditions by increasing the restraint ellipse when the remote current is relatively small (1.5 pu). Therefore, uncertainty is greater when compared with higher remote currents (3 pu). The characteristic shown is also dependent on settings. The second graph shows how the relay's triprestraint calculation is made with respect to the variation in angle difference between local and remote currents. The characteristic for 3 terminal mode is similar where both remote currents are combined together.




Figure 8–7: RESTRAINT CHARACTERISTICS

8.2.2 TRIP DECISION EXAMPLE

Settings: S1 = 10%, S2 = 10%, BP = 5 pu secondary, P = 0.5 pu

Assumed Current: I_L = 4.0 pu $\angle 0^\circ$, I_R = 0.8 pu $\angle 0^\circ$

The assumed condition is a radial line with a high resistance fault, source at the local end only, and through resistive load current.

 $I_{op}^{2} = |I_L + (-I_R)|^{2} = |4.0 \angle 0^{\circ} + 0.8 \angle 0^{\circ}|^{2} = 23.04$

As the current at both ends is less than the breakpoint of 5.0, equation (1), for 2-terminal mode, is used to calculate restraint.

$$I_{Rest}^{2} = (2 \cdot S_{1}^{2} \cdot |I_{L}L|^{2}) + (2 \cdot S_{1}^{2} \cdot |I_{R}|^{2}) + 2P^{2} + \sigma$$

= $(2 \cdot (0.1)^{2} \cdot |4|^{2}) + (2 \cdot (0.1)^{2} \cdot |0.8|^{2}) + 2 \cdot (0.5)^{2} + 0$
= 0.8328

where $\sigma = 0$, assuming a pure sine wave.

8.2.3 TRIP DECISION TEST

$$\frac{I_{OP}^2}{P_{P}^2} > 1 \implies \frac{23.04}{0.8328} = 27.67 > 1 \implies \text{Trip}$$

The use of the **CURRENT DIFF PICKUP**, **CURRENT DIFF RESTRAINT 1**, **CURRENT DIFF RESTRAINT 2**, and **CURRENT DIFF BREAK PT** are discussed in the Current Differential section of Chapter 5.

The following figure shows how the relay's main settings are affecting the restraint characteristics. Remote and local currents are 180° apart which represent an external fault. The breakpoint between two slopes indicates the point where the restraint area is becoming wider to override uncertainties coming from CT saturation, fault noise, harmonics etc. Increasing the slope percentage makes the restraint area wider.




Figure 8–8: SETTINGS IMPACT ON RESTRAINT CHARACTERISTIC

9.1.1 INTRODUCTION

In general, proper selection of CTs is required to provide both adequate fault sensitivity and prevention of operation on high-current external faults that could result from CT saturation. The use of high quality CTs, such as class X, improves relay stability during transients and CT saturation, and can increase relay sensitivity. A current differential scheme is highly dependent on adequate signals from the source CTs. Ideally, CTs used for line current differential should be chosen based on good application practice as described below. If the available CTs do not meet the described criteria, the L90 will still provide good security for CT saturation for external faults. Its adaptive restraint characteristics, based on estimates of measurement errors and CT saturation detection, allow the relay to be secure on external faults while maintaining excellent performance for severe internal faults. Where CT characteristics do not meet criteria or where CTs at both ends may have different characteristics, the differential settings should be adjusted as per Section 9.2.1.

The capability of the CTs, and the connected burden, should be checked as follows:

- 1. The CTs should be class TPX or TPY (class TPZ should only be used after discussion with both the manufacturer of the CT and GE Multilin) or IEC class 5P20 or better.
- The CT primary current rating should be somewhat higher than the maximum continuous current, but not extremely high relative to maximum load because the differential element minimum sensitivity setting is approximately 0.2 × CT rating (the L90 relay allows for different CT ratings at each of the terminals).
- 3. The VA rating of the CTs should be above the Secondary Burden × CT Rated Secondary Current. The maximum secondary burden for acceptable performance is:

$$R_b + R_r < \frac{\text{CT Rated VA}}{(\text{CT Secondary } I_{rated})^2}$$
 (EQ 9.1)

where: R_b = total (two-way) wiring resistance plus any other load R_r = relay burden at rated secondary current

4. The CT kneepoint voltage (per the V_k curves from the manufacturer) should be higher than the maximum secondary voltage during a fault. This can be estimated by:

$$V_k > I_{fp} \times \left(\frac{X}{R} + 1\right) \times (R_{CT} + R_L + R_r) \quad \text{for phase-phase faults}$$

$$V_k > I_{fg} \times \left(\frac{X}{R} + 1\right) \times (R_{CT} + 2R_L + R_r) \quad \text{for phase-ground faults}$$
(EQ 9.2)

where: I_{fp} = maximum secondary phase-phase fault current I_{fg} = maximum secondary phase-ground fault current X / R = primary system reactance / resistance ratio R_{CT} = CT secondary winding resistance R_L = AC secondary wiring resistance (one-way) To check performance of a class C400 ANSI/IEEE CT, ratios 2000/1800/1600/1500 : 5 A connected at 1500:5, and where:

- maximum *I*_{fp} = 14 000 A
- maximum *I_{fg}* = 12 000 A
- impedance angle of source and line = 78°
- CT secondary leads are 75 m of AWG No. 10.

BURDEN CHECK:

ANSI/IEEE class C400 requires that the CT can deliver 1 to 20 times the rated secondary current to a standard B-4 burden (4 Ω or lower) without exceeding a maximum ratio error of 10%.

The maximum allowed burden at the 1500/5 tap is $(1500/2000) \times 4 = 3 \Omega$. Now,

$$R_{CT} = 0.75 \ \Omega$$

$$R_r = \frac{0.2 \text{ VA}}{(5 \text{ A})^2} = 0.008 \ \Omega$$

$$R_L = 2 \times 75 \text{ m} \times \frac{3.75 \ \Omega}{1000 \text{ m}} = 2 \times 0.26 \ \Omega = 0.528 \ \Omega$$

Therefore, the Total Burden = $R_{CT} + R_r + R_L = 0.75 \ \Omega + 0.008 \ \Omega + 0.52 \ \Omega = 1.28 \ \Omega$. This is less than the allowed 3 Ω , which is OK.

KNEEPOINT VOLTAGE CHECK:

The maximum voltage available from the CT = $(1500/2000) \times 400 = 300$ V.

The system X/R ratio = $\tan 78^\circ = 4.71$.

The CT Voltage for maximum phase fault is:

$$V = \frac{14000 \text{ A}}{\text{ratio of } 300:1} \times (4.71 + 1) \times (0.75 + 0.26 + 0.008 \ \Omega) = 271.26 \text{ V} (< 300 \text{ V}, \text{ which is OK})$$

The CT Voltage for maximum ground fault is:

$$V = \frac{12000 \text{ A}}{\text{ratio of } 300:1} \times (4.71 + 1) \times (0.75 + 0.52 + 0.008 \ \Omega) = 291.89 \text{ V} (< 300 \text{ V}, \text{ which is OK})$$

The CT will provide acceptable performance in this application.

9.1.3 CALCULATION EXAMPLE 2

To check the performance of an IEC CT of class 5P20, 15 VA, ratio 1500:5 A, assume identical parameters as for Example Number 1.

BURDEN CHECK:

The IEC rating requires the CT deliver up to 20 times the rated secondary current without exceeding a maximum ratio error of 5%, to a burden of:

Burden =
$$\frac{15 \text{ VA}}{(5 \text{ A})^2}$$
 = 0.6 Ω at the 5 A rated current

The total Burden = $R_r + R_l = 0.008 + 0.52 = 0.528 \Omega$, which is less than the allowed 0.6 Ω , which is OK.

KNEEPOINT VOLTAGE CHECK:

Use the procedure shown for Example Number 1 above.

Software is available from the GE Multilin website that is helpful in selecting settings for the specific application. Checking the performance of selected element settings with respect to known power system fault parameters makes it relatively simple to choose the optimum settings for the application.

This software program is also very useful for establishing test parameters. It is strongly recommended this program be downloaded.

The differential characteristic is primarily defined by four settings: **CURRENT DIFF PICKUP**, **CURRENT DIFF RESTRAINT 1**, **CURRENT DIFF RESTRAINT 2**, and **CURRENT DIFF BREAK PT** (Breakpoint). As is typical for current-based differential elements, the settings are a trade-off between operation on internal faults against restraint during external faults.

9.2.2 CURRENT DIFF PICKUP

This setting established the sensitivity of the element to high impedance faults, and it is therefore desirable to choose a low level, but this can cause a maloperation for an external fault causing CT saturation. The selection of this setting is influenced by the decision to use charging current compensation. If charging current compensation is Enabled, pickup should be set to a minimum of 150% of the steady-state line charging current, to a lower limit of 10% of CT rating. If charging current to a lower limit of 10% of CT rating current to a lower limit of 10% of CT rating.

If the CT at one terminal can saturate while the CTs at other terminals do not, this setting should be increased by approximately 20 to 50% (depending on how heavily saturated the one CT is while the other CTs are not saturated) of CT rating to prevent operation on a close-in external fault.

9.2.3 CURRENT DIFF RESTRAINT 1

This setting controls the element characteristic when current is below the breakpoint, where CT errors and saturation effects are not expected to be significant. The setting is used to provide sensitivity to high impedance internal faults, or when system configuration limits the fault current to low values. A setting of 10 to 20% is appropriate in most cases, but this should be raised to 30% if the CTs can perform quite differently during faults.

9.2.4 CURRENT DIFF RESTRAINT 2

This setting controls the element characteristic when current is above the breakpoint, where CT errors and saturation effects are expected to be significant. The setting is used to provide security against high current external faults. A setting of 30 to 40% is appropriate in most cases, but this should be raised to 70% if the CTs can perform quite differently during faults.



Assigning the **CURRENT DIFF RESTRAINT 1(2)** settings to the same value reverts dual slope bias characteristics into single slope bias characteristics.

9.2.5 CURRENT DIFF BREAK POINT

This setting controls the threshold where the relay changes from using the Restraint 1 to the Restraint 2 characteristics, and is very important. Two approaches can be considered

- 1. Setting at 150 to 200% of the maximum emergency load current on the line, on the assumption that a maintained current above this level is a fault
- 2. Setting below the current level where CT saturation and spurious transient differential currents can be expected.

The first approach gives comparatively more security and less sensitivity; the second approach provides less security for more sensitivity.

9.2.6 CT TAP

If the CT ratios at the line terminals are different, the CURRENT DIFF CT TAP 1(2) setting must be used to correct the ratios to a common base. In this case, a user should modify the CURRENT DIFF BREAK PT and CURRENT DIFF PICKUP setting because the local current phasor is used as a reference to determine which differential equation is to be used based on the value of local and remote currents. If the setting is not modified, the responses of individual relays, especially during an external fault, can be asymmetrical, as one relay can be below the breakpoint and the other above the breakpoint. There are two methods to overcome this potential problem:

- 1. Set **CURRENT DIFF RESTRAINT 1** and **CURRENT DIFF RESTRAINT 2** to the same value (e.g. 40% or 50%). This converts the relay characteristics from dual slope into single slope and the breakpoint becomes immaterial. Next, adjust differential pickup at all terminals according to CT ratios, referencing the desired pickup to the line primary current (see below).
- 2. Set the breakpoints in each relay individually in accordance with the local CT ratio and the **CT TAP** setting. Next, adjust the differential pickup setting according to the terminal CT ratios. The slope value must be identical at all terminals.

For example:

2-Terminal Configuration: CT_{RELAY1} = 1000/5 and CT_{RELAY2} = 2000/5.

Consequently, CT TAP $1_{RELAY1} = 2$ and CT TAP $1_{RELAY2} = 0.5$.

To achieve maximum differential sensitivity, the minimum pickup is set to 0.2 pu at the terminal with a higher CT primary current, in this case 2000:5. The other terminal pickup is adjusted accordingly: $PICKUP_{RELAY1} = 0.4$ and $PICKUP_{RELAY2} = 0.2$

Choosing the RELAY1 as a reference with break point BREAK $PT_{RELAY1} = 5.0$, the break point at RELAY2 must be chosen as BREAK $PT_{RELAY2} = BREAK PT_{RELAY1} \times CT_{RELAY1} / CT_{RELAY2} = 2.5$. The simple check for this is as follows: BREAK $PT_{RELAY1} \times CT_{RELAY1}$ should be equal to BREAK $PT_{RELAY2} \times CT_{RELAY2}$. As such, **BREAK PT_{RELAY1} = 5.0** and **BREAK PT_{RELAY2} = 2.5**.

• 3-Terminal Configuration: $CT_{RELAY1} = 1000/5$, $CT_{RELAY2} = 2000/5$, and $CT_{RELAY3} = 500/5$.

Therefore, CT TAP $1_{RELAY1} = 2.0$, CT TAP $1_{RELAY2} = 0.5$, and CT TAP $1_{RELAY3} = 2.0$ CT TAP $2_{RELAY1} = 0.5$, CT TAP $2_{RELAY2} = 0.25$, and CT TAP $2_{RELAY3} = 4.0$.

where: for RELAY1, Channel 1 communicates to RELAY2 and Channel 2 to RELAY3 for RELAY2, Channel 1 communicates to RELAY1 and Channel 2 to RELAY3 for RELAY3, Channel 1 communicates to RELAY1 and Channel 2 to RELAY2

Consequently, to achieve the maximum sensitivity of 0.2 pu at the terminal with a CT = 2000/5 (400 A line primary differential current), $PICKUP_{RELAY1} = 0.4$, $PICKUP_{RELAY2} = 0.2$, and $PICKUP_{RELAY3} = 0.8$.

Choosing RELAY1 as a reference with a break point BREAK $PT_{RELAY1} = 5.0$ pu, the break points for RELAY2 and RELAY3 are determined as follows:

 $\begin{array}{l} \mathsf{BREAK}\;\mathsf{PT}_{\mathsf{RELAY2}} = \mathsf{BREAK}\;\mathsf{PT}_{\mathsf{RELAY1}}\;x\;\mathsf{CT}_{\mathsf{RELAY1}}\;/\;\mathsf{CT}_{\mathsf{RELAY2}} = 2.5\;\mathsf{pu} \\ \mathsf{BREAK}\;\mathsf{PT}_{\mathsf{RELAY3}} = \mathsf{BREAK}\;\mathsf{PT}_{\mathsf{RELAY1}}\;x\;\mathsf{CT}_{\mathsf{RELAY1}}\;/\;\mathsf{CT}_{\mathsf{RELAY3}} = 10.0\;\mathsf{pu} \\ \end{array}$

Check;

 $\begin{array}{l} {\sf BREAK}\; {\sf PT}_{{\sf RELAY1}} \; x \; {\sf CT}_{{\sf RELAY1}} = 5.0 \; x \; 1000/5 = 1000 \\ {\sf BREAK}\; {\sf PT}_{{\sf RELAY2}} \; x \; {\sf CT}_{{\sf RELAY2}} = 2.5 \; x \; 2000/5 = 1000 \\ {\sf BREAK}\; {\sf PT}_{{\sf RELAY3}} \; x \; {\sf CT}_{{\sf RELAY3}} = 10.0 \; x \; 500/5 = 1000 \\ \end{array}$

During on-load tests, the differential current at all terminals should be the same and generally equal to the charging current, if the TAP and CT ratio settings are chosen correctly.

Assume a breaker-and-the-half configuration shown in the figure below. This section provides guidance on configuring the L90 relay for this application. The L90 is equipped with 2 CT/VT modules: F8F and L8F.

- 1. CTs and VTs are connected to L90 CT/VT modules as follows:
 - the CT1 circuitry is connected to the F1 to F3 terminals of the F8F module (3-phase CT inputs, CT bank "F").
 - the CT2 circuitry is connected to the F1 to F3 terminals of the L8F module (3-phase CT inputs, CT bank "L").
 - the VT1 circuitry is connected to the F8 terminals of the F8F module (1-phase VT for Synchrocheck 1, VT bank "F").
 - the VT2 circuitry is connected to the F8 terminals of the L8F module (1-phase VT for Synchrocheck 2, VT bank "L").
 - the VT3 circuitry is connected to the F5 to F7 terminals of the F8F modules (3-phase VT for distance, metering, synchrocheck, charging current compensation, etc.; VT bank "F").




Figure 9–1: BREAKER-AND-A-HALF APPLICATION

The CTs and VTs are configured according to the following ratios and connections (EnerVista UR Setup example shown):

🖹 Save 📑 Re	store 🔡 D	efault	Save Res	tore 🔛 De	fault
PARAMETER	CT F1	CT L1	PARAMETER	VT F5	VT L5
Phase CT Primary	400 A	400 A	Phase VT Connection	Wye	Wye
Phase CT Secondary	1 A	1 A	Phase VT Secondary	66.4 V	66.4 V
Ground CT Primary	1 A	1 A	Phase VT Ratio	2000.00:1	1.00:1
Ground CT Secondary	1 A	1 A	Auxiliary VT Connection	Vag	Vag
			Auxiliary VT Secondary	66.4 V	66.4 V
test 400.urs System Setu	ip: AC Inputs	11	Auxiliary VT Ratio	2000.00:1	2000.00 :1 🚔 🕯

- 3. The sources are configured as follows:
 - Source 1: First current source for current differential,
 - voltage source for charging current compensation,
 - current source for Breaker Failure 1

9.2 CURRENT DIFFERENTIAL (87L) SETTINGS

- Source 2: Second current source for current differential, - current source for Breaker Failure 2, and
 - voltage source for Synchrocheck 2.
- Source 3: Current source for distance, backup overcurrent, – voltage source for Distance,
 - voltage source for Synchrocheck 1 and 2.
- Source 4: Voltage source for Synchrocheck 1.

The EnerVista UR Setup configuration is shown below:

Signal Sources // L90 2 DSP.urs : C:\Program Files\GE Power Management\URPC\Data\; System Setup				
말 Save 말 Restore 말 Default 번 Reset				
PARAMETER	SOURCE 1	SOURCE 2	SOURCE 3	SOURCE 4
Source 1 Name	SRC 1	SRC 2	Sum1&2	SRC 4
Phase CT	F1	L1	F1+L1	None
Ground CT	None	None	None	None
Phase VT	F5	None	F5	None
Aux VT	None	L5	None	F5 🔽
L90 2 DSP.urs System Setup	*			

4. Sources are assigned accordingly in the specific element menus. For current differential, set **CURRENT DIFF SIGNAL SOURCE 1** to "SRC 1" and **CURRENT DIFF SIGNAL SOURCE 2** to "SRC 2".

For distance and backup overcurrent, make the following settings changes (EnerVista UR Setup example shown):

🚥 Distance // test 400.urs : C:\Program File 💶 🗙		Phase TOC //	test 400.urs : C:\Program 💶 🔲	
Bestore Default			Save	Restore 📴 Default
SETTING	PARAMETER	T	PARAMETER	PHASE TOC1
Source	Sum1&2 (SRC 3)	1	Function	Enabled
Memory Duration	10 cycles		Signal Source	Sum1&2 (SRC 3)
Force Self-Polar	OFF		Input	Phasor

For Breaker Failure 1 and 2, make the following settings changes (EnerVista UR Setup example shown):

🚥 Breaker Failure // test 400.urs : C:\Program Files\GE Power Management\URPC\Data\: Grou 💻 🕻			
Save Default			
PARAMETER	BF1	BF2	
Function	Enabled	Enabled 🗾	
Mode	3-Pole	3-Pole	
Source	CT1 (SRC 1)	CT2 (SRC 2)	
10 10 11		<u>.</u>	

For Synchrocheck 1 and 2, make the following settings changes (EnerVista UR Setup example shown):

Synchrocheck // L90 2 DSP.urs : C:\Program Files\GE Power Management\URPC\Data\: Control X Save Brestore Default Breset					
PARAMETER	SYNCHROCHECK1	SYNCHROCHECK2			
Function	Enabled	Enabled			
Block	OFF	OFF			
V1 Source	SRC 4 (SRC 4)	SRC 2 (SRC 2)			
V2 Source	Source Sum1&2 (SRC 3)				
L90 2 DSP.urs Control Elements					

9.2.8 DISTRIBUTED BUS PROTECTION

In some cases, buses of the same substation are located quite far from each other or even separated by the line. In these cases, it is challenging to apply conventional bus protection because of the CT cable length. In other cases, there are no CTs available on the line side of the line to be protected. Taking full advantage of L90 capability to support up to 4 directly-connected CTs, the relay can be applied to protect both line and buses as shown below. Proper CT/VT modules must be ordered for such applications. The varying CT ratios at the breakers can be compensated locally by using the sources mechanism and with the **CT TAP** settings between remote relays. If more than 4 but less than 8 CTs are to be connected to the L90 at one bus, the 3-terminal system can be applied, provided the user does not exceed a total of 12 CTs.




Figure 9–2: DISTRIBUTED BUS PROTECTION

GE Multilin

9.3.1 DESCRIPTION

As indicated in the SETTINGS chapter, the L90 provides three basic methods of applying channel asymmetry compensation using GPS. Channel asymmetry can also be monitored with actual values and an indication signalled (FlexLogic[™] operands 87L DIFF 1(2) MAX ASYM asserted) if channel asymmetry exceeds preset values. Depending on the implemented relaying philosophy, the relay can be programmed to perform the following on the loss of the GPS signal:


- 1. Enable GPS compensation on the loss of the GPS signal at any terminal and continue to operate the 87L element (using the memorized value of the last asymmetry) until a change in the channel round-trip delay is detected.
- 2. Enable GPS compensation on the loss of the GPS signal at any terminal and block the 87L element after a specified time.
- 3. Continuously operate the 87L element but only enable GPS compensation when *valid* GPS signals are available. This provides less sensitive protection on the loss of the GPS signal at any terminal and runs with higher pickup and restraint settings.

9.3.2 COMPENSATION METHOD 1


Enable GPS compensation on the loss of the GPS signal at any terminal and continue to operate the 87L element until a change in the channel round-trip delay is detected.

If GPS is enabled at all terminals and the GPS signal is present, the L90 compensates for the channel asymmetry. On the loss of the GPS signal, the L90 stores the last measured value of the channel asymmetry per channel and compensates for the asymmetry until the GPS clock is available. However, if the channel was switched to another physical path during GPS loss conditions, the 87L element must be blocked, since the channel asymmetry cannot be measured and system is no longer accurately synchronized. The value of the step change in the channel is preset in L90 POWER SYSTEM settings menu and signaled by the 87L DIFF 1(2) TIME CHNG FlexLogic[™] operand. To implement this method, follow the steps below:

1. Enable Channel Asymmetry compensation by setting it to ON. Assign the GPS receiver failsafe alarm contact with the setting Block GPS Time Ref.



Create FlexLogic[™] similar to that shown below to block the 87L element on GPS loss if step change in the channel delay occurs during GPS loss conditions or on a startup before the GPS signal is valid. For three-terminal systems, the 87L DIFF 1 TIME CHNG operand must be ORed with the 87L DIFF 2 TIME CHNG FlexLogic[™] operand. The Block 87L (VO1) output is reset if the GPS signal is restored and the 87L element is ready to operate.



Assign virtual output BLOCK 87L (VO1) to the 87L Current Differential Block setting. It can be used to enable backup
protection, raise an alarm, and perform other functions as per the given protection philosophy.

9.3.3 COMPENSATION METHOD 2

Enable GPS compensation on the loss of the GPS signal at any terminal and block the 87L element after a specified time.


This is a simple and conservative way of using the GPS feature. Follow steps 1 and 3 in Compensation Method 1. The FlexLogic[™] is simple: 87L DIFF GPS FAIL-Timer-Virtual Output Block 87L (VO1). It is recommended that the timer be set no higher than 10 seconds.

9.3.4 COMPENSATION METHOD 3

Continuously operate the 87L element but enable GPS compensation only when valid GPS signals are available. This provides less sensitive protection on GPS signal loss at any terminal and runs with higher pickup and restraint settings.

This approach can be used carefully if maximum channel asymmetry is known and doesn't exceed certain values (2.0 to 2.5 ms). The 87L DIFF MAX ASYM operand can be used to monitor and signal maximum channel asymmetry. Essentially, the L90 switches to another setting group with higher pickup and restraint settings, sacrificing sensitivity to keep the 87L function operational.

Create FlexLogic[™] similar to that shown below to switch the 87L element to Settings Group 2 (with most sensitive settings) if the L90 has a valid GPS time reference. If a GPS or 87L communications failure occurs, the L90 will switch back to Settings Group 1 with less sensitive settings.



2. Set the 87L element with different differential settings for Settings Groups 1 and 2 as shown below

Current Differential // 69□× // 2. ≈ 8 8 8 8 8		murrent Diff メニンド	erential // GP 💶 🗙 1 🔍 🤋 🔪 📾 🗿
SETTING	PARAMETER	SETTING	PARAMETER
Function	Enabled	Function	Enabled
Signal Source	SRC 1 (SRC 1)	Signal Source	SRC 1 (SRC 1)
Block	OFF	Block	OFF
Pickup	0.50 pu	Pickup	0.20 pu
CT Tap 1	1.00	CT Tap 1	1.00
Restraint 1	40 %	Restraint 1	20 %
Restraint 2	70 %	Restraint 2	40 %
Breakpoint	1.0 pu	Breakpoint	1.0 pu
DTT	Enabled	DTT	Enabled
Key DTT	OFF	Key DTT	OFF
Target	Latched	Target	Latched
Events	Enabled	Events	Enabled
, GPS.urs Gro	uped Elements: Group 1: 🏼 //	GPS.urs Gro	uped Elements: Group 2: 🏼 //

3. Enable GPS compensation when the GPS signal is valid and switch to Settings Group 2 (with more sensitive settings) as shown below.

Setting Groups //	GPS.urs : C:\Pro 💶 🗖	×	ES.ur	s : C:\Program F 💶 🗙
1 2 🗙 🗹 🔍 🔋 🔌 📾 3		12×12×13	03	
SETTING	PARAMETER		SETTING	PARAMETER 🔺
Function	Enabled		Chan Asymmetry Comp	GPS ON-Gr.2 On (VO2)
Block	OFF		Block GPS Time Ref	GPS failsafe On(H5a)
Group 2 Activate On	GPS ON-Gr.2 On (VO2)		Max Chan Asymmetry	1.5 ms
Group 3 Activate On	OFF	-	Round Trip Time Change	1.5 ms 🖵
GPS.urs Control Eler	ments	//.	GPS.urs System Setup	11.

Many high voltage lines have transformers tapped to the line serving as an economic approach to the supply of customer load. A typical configuration is shown in the figure below.




Figure 9–3: TYPICAL HV LINE CONFIGURATION

Two distinctly different approaches are available, Distance Backup and Distance Supervision, depending on which concerns are dominant. In either case, the distance function can provide a definite time backup feature to give a timed clearance for a failure of the L90 communications. Additionally, a POTT (Permissive Over-reaching Transfer Trip) scheme can be selected and activated after detection of an L90 communications failure, if an alternate lower bandwidth communications channel is available.

If **Distance Backup** is employed, dependability concerns usually relate to a failure of the communications. The distance elements can then effectively provide a means of fault identification and clearance. However, for a line with tapped transformers, a number of other issues need to be considered to ensure stability for the L90.

Any differential scheme has a potential problem when a LV fault occurs at the tapped transformer location, and the current at the tap is not measured. Because the transformer size can become quite large, the required increase in the differential setting to avoid operation for the LV bus fault can result in a loss of sensitivity.

If the tapped transformer is a source of zero sequence infeed, then the L90 zero-sequence current removal has to enabled as described in the next section.

The zero sequence infeed creates an apparent impedance setting issue for the backup ground distance and the zero sequence compensation term is also not accurate, so that the positive sequence reach setting must be increased to compensate. The phase distance reach setting may also have to be increased to cope with a transfer across the two transformers, but this is dependent on the termination and configuration of the parallel line.

Three terminal line applications generally will result in larger reach settings for the distance backup and require a calculation of the apparent impedance for a remote fault. This should be carried out for each of the three terminals, as the calculated apparent impedance will be different at each terminal.

Distance Supervision essentially offers a solution for the LV fault condition, but the differential setting must still be increased to avoid operation for an external L-g or L-L-g fault external ground fault. In addition, the distance element reach setting must still see all faults within the protected line and be less than the impedance for a LV bus fault

The effective SIR (source impedance ratio) for the LV fault generally is not high, so that CVT transients do not contribute to measuring errors.

If the distance supervision can be set to avoid operation for a transformer LV fault, then generally the filtering associated with the distance measuring algorithm will ensure no operation under magnetizing inrush conditions. The distance element can be safely set up to $2.5 \times V_{nom} / I_{peak}$, where V_{nom} is the system nominal voltage and I_{peak} is the peak value of the magnetizing inrush current.

For those applications where the tapped station is close to one terminal, then it may be difficult to set the distance supervision to reach the end of the line, and at the same time avoid operation for a LV fault. For this system configuration, a 3-terminal L90 should be utilized; the third terminal is then fed from CT on the high side of the tapped transformer.

a) PHASE CURRENT SUPERVISION AND THE FUSE FAILURE ELEMENT

The phase-to-phase (delta) current is used to supervise the phase distance element, primarily to ensure that in a de-energized state the distance element will not be picked up due to noise or induced voltages, on the line.

However, this supervision feature may also be employed to prevent operation under fuse failure conditions. This obviously requires that the setting must be above maximum load current and less than the minimum fault conditions for which operation is expected. This potential problem may be avoided by the use of a separate fuse fail function, which means that the phase current supervision can be set much lower, typically 2 times the capacitance charging current of the line.

The usage of the fuse fail function is also important during double-contingency events such as an external fault during fuse fail conditions. The current supervision alone would not prevent maloperation in such circumstances.

It must be kept in mind that the Fuse Failure element provided on the L90 needs some time to detect fuse fail conditions. This may create a race between the Zone 2 and the Fuse Failure element. Therefore, for maximum security, it is recommended to both set the current supervision above the maximum load current and use the Fuse Failure function. The current supervision prevents maloperation immediately after the fuse fail condition giving some time for the Fuse Failure element to take over and block the distance elements permanently. This is of a secondary importance for time-delayed Zone 2 as the Fuse Failure element has some extra time for guaranteed operation. The current supervision may be set below the maximum load current for the time delayed zones.

Blocking distance elements during fuse fail conditions may not be acceptable in some applications and/or under some protection philosophies. Applied solutions may vary from not using the Fuse Failure element for blocking at all; through using it and modifying – through FlexLogic[™] and multiple setting groups mechanisms – other protection functions or other relays to provide some protection after detecting fuse fail conditions and blocking the distance elements; to using it and accepting the fact that the distance protection will not respond to subsequent internal faults until the problem is addressed.



To be fully operational, the Fuse Failure element must be enabled, and its output FlexLogic[™] operand must be indicated as the blocking signal for the selected protection elements.

For convenience, the current supervision threshold incorporates the $\sqrt{3}$ factor.

b) PHASE DISTANCE ZONE 2

The Zone 2 is an overreaching element, which essentially covers the whole of the line length with a time delay. The additional function for the Zone 2 is as a timed backup for faults on the remote bus. Typically the reach is set to 125% of the positive sequence impedance of the line, to ensure operation, with an adequate margin, for a fault at 100% of the line length. The necessary time delay must ensure that coordination is achieved with the clearance of a close-in fault on the next line section, including the breaker operating time.

9.4.3 GROUND DISTANCE

a) NEUTRAL CURRENT SUPERVISION

The current supervision for the ground distance elements responds to an internally calculated neutral current ($3 \times I_{-}0$). The setting for this element should be based on twice the zero-sequence line capacitance current or the maximum zero-sequence unbalance under maximum load conditions. This element should not be used to prevent an output when the load impedance is inside the distance characteristic on a steady state basis.

b) GROUND DISTANCE ZONE 2

To ensure that the Zone 2 can see 100% of the line, inter-circuit mutual effects must be considered, as they can contribute to a significant under-reach. Typically this may occur on double circuit lines, when both lines may carry the same current. An analytical study should be carried out to determine the appropriate reach setting.

The main purpose of this element is to operate for faults beyond the reach of the local Zone 1 element, and therefore a time delay must be used similar to the phase fault case.

This scheme is intended for two-terminal line applications only.

This scheme uses an over-reaching Zone 2 distance element to essentially compare the direction to a fault at both the ends of the line.

Ground directional overcurrent functions available in the relay can be used in conjunction with the Zone 2 distance element to key the scheme and initiate its operation. This provides increased coverage for high-resistance faults.

Good directional integrity is the key requirement for an over-reaching forward-looking protection element used to supplement Zone 2. Even though any FlexLogic[™] operand could be used for this purpose allowing the user to combine responses of various protection elements, or to apply extra conditions through FlexLogic[™] equations, this extra signal is primarily meant to be the output operand from the Neutral Directional IOC. Both of these elements have separate forward (FWD) and reverse (REV) output operands. The forward indication should be used (NEUTRAL DIR OC1 FWD).

An important consideration is when one of the line terminals is open. It is then necessary to identify this condition and arrange for a continuous sending of the permissive signal or use a slower but more secure echo feature to send a signal to the other terminal, which is producing the fault infeed. With any echo scheme however, a means must be provided to avoid a permanent lock up of the transmit/receive loop. The echo co-ordination (ECHO DURATION) and lock-out (ECHO LOCK-OUT) timers perform this function by ensuring that the permissive signal is echoed once for a guaranteed duration of time before going to a lockout for a settable period of time.

It should be recognized that in ring bus or breaker and a half situations, it may be the line disconnect or a combination of the disconnect and/or the breaker(s) status that is the indication that the terminal is open.

The **POTT RX PICKUP DELAY** timer is included in the permissive receive path to ride through spurious receive outputs that may be produced during external faults, when power line carrier is utilized as the communications medium.

No current reversal logic is included for the overreaching phase and ground distance elements, because long reaches are not usually required for two terminal lines. A situation can occur however, where the ground distance element will have an extended reach. This situation is encountered when it is desired to account for the zero sequence inter-circuit mutual coupling. This is not a problem for the ground distance elements in the L90 which do have a current reversal logic built into their design as part of the technique used to improve ground fault directionality.

Unlike the distance protection elements the ground directional overcurrent functions do not have their reach well defined, therefore the current reversal logic is incorporated for the extra signal supplementing Zone 2 in the scheme. The transient blocking approach for this POTT scheme is to recognize that a permissive signal has been received and then allow a settable time **TRANS BLOCK PICKUP DELAY** for the local forward looking directional element to pick up.

The scheme generates an output operand (POTT TX) that is used to transmit the signal to the remote end. Choices of communications channel include Remote Inputs/Outputs and telecommunications interfaces. When used with telecommunications facilities the output operand should be assigned to operate an output contact connected to key the transmitter at the interface. Power Line Carrier (PLC) channels are not recommended for this scheme since the PLC signal can be interrupted by a fault.

For proper operation of the scheme the Zone 2 phase and ground distance elements must be enabled, configured and set per rules of distance relaying. The Line Pickup element should be enabled, configured and set properly to detect line-end-open/weak-infeed conditions.

If used by this scheme, the selected ground directional overcurrent function(s) must be enabled, configured and set accordingly The output operand from the scheme (POTT OP) must be configured to interface with other relay functions, output contacts in particular, in order to make the scheme fully operational. Typically, the output operand should be programmed to initiate a trip, breaker fail, and auto-reclose, and drive a user-programmable LED as per user application.

9.6.1 DISTANCE SETTINGS ON SERIES COMPENSATED LINES

Traditionally, the reach setting of an underreaching distance function shall be set based on the net inductive impedance between the potential source of the relay and the far-end busbar, or location for which the zone must not overreach. Faults behind series capacitors on the protected and adjacent lines need to be considered for this purpose. For further illustration a sample system shown in the figure below is considered.




Figure 9-4: SAMPLE SERIES COMPENSATED SYSTEM

Assuming 20% security margin, the underreaching zone shall be set as follows.

At the Sending Bus, one must consider an external fault at F1 as the 5 Ω capacitor would contribute to the overreaching effect. Any fault behind F1 is less severe as extra inductive line impedance increases the apparent impedance:

Reach Setting: $0.8 \times (10 - 3 - 5) = 1.6 \Omega$ if the line-side (B) VTs are used Reach Setting: $0.8 \times (10 - 4 - 3 - 5) = -1.6 \Omega$ if the bus-side (A) VTs are used

The negative value means that an underreaching zone cannot be used as the circuit between the potential source of the relay and an external fault for which the relay must not pick-up, is overcompensated, i.e. capacitive.

At the Receiving Bus, one must consider a fault at F2:

Reach Setting: $0.8 \times (10 - 4 - 2) = 3.2 \Omega$ if the line-side (B) VTs are used Reach Setting: $0.8 \times (10 - 4 - 3 - 2) = 0.8 \Omega$ if the bus-side (A) VTs are used

Practically, however, to cope with the effect of sub-synchronous oscillations, one may need to reduce the reach even more. As the characteristics of sub-synchronous oscillations are in complex relations with fault and system parameters, no solid setting recommendations are given with respect to extra security margin for sub-synchronous oscillations. It is strongly recommended to use a power system simulator to verify the reach settings or to use an adaptive L90 feature for dynamic reach control.

If the adaptive reach control feature is used, the PHS DIST Z1 VOLT LEVEL setting shall be set accordingly.

This setting is a sum of the overvoltage protection levels for all the series capacitors located between the relay potential source and the far-end busbar, or location for which the zone must not overreach. The setting is entered in pu of the phase VT nominal voltage (RMS, not peak value).

If a minimum fault current level (phase current) is causing a voltage drop across a given capacitor that prompts its air gap to flash over or its MOV to carry practically all the current, then the series capacitor shall be excluded from the calculations (the capacitor is immediately by-passed by its overvoltage protection system and does not cause any overreach problems).

If a minimum fault current does not guarantee an immediate capacitor by-pass, then the capacitor must be included in the calculation: its overvoltage protection level, either air gap flash-over voltage or MOV knee-point voltage, shall be used (RMS, not peak value).

Assuming none of the series capacitors in the sample system is guaranteed to get by-passed, the following calculations apply:

For the Sending Bus:	0.5 + 0.7 = 1.2 pu if the line-side (B) VTs are used 0.6 + 0.5 + 0.7 = 1.8 pu if the bus-side (A) VTs are used
For the Receiving Bus:	0.6 + 0.5 = 1.1 pu if the line-side (B) VTs are used 0.6 + 0.5 + 0.5 = 1.6 pu if the bus-side (A) VTs are used

9.6.2 GROUND DIRECTIONAL OVERCURRENT

Ground directional overcurrent function (negative-sequence or neutral) uses an offset impedance to guarantee correct fault direction discrimination. The following setting rules apply.

- 1. If the net impedance between the potential source and the local equivalent system is inductive, then there is no need for an offset. Otherwise, the offset impedance shall be at least the net capacitive reactance.
- 2. The offset cannot be higher than the net inductive reactance between the potential source and the remote equivalent system. For simplicity and extra security, the far-end busbar may be used rather than the remote equivalent system.

As the ground directional functions are meant to provide maximum fault resistance coverage, it is justified to assume that the fault current is very low and none of the series capacitors is guaranteed to get by-passed. Consider settings of the negative-sequence directional overcurrent protection element for the Sample Series Compensated System.

For the Sending Bus relay, bus-side VTs:

- Net inductive reactance from the relay into the local system = $-2 + 3 = 1 \Omega > 0$; there is no need for offset.
- Net inductive reactance from relay through far-end busbar = $-4 + 10 3 = 3 \Omega$; the offset cannot be higher than 3Ω .
- It is recommended to use 1.5Ω offset impedance.

For the Sending Bus relay, line-side VTs:

- Net inductive reactance from relay into local system = $-2 + 3 4 = -3 \Omega < 0$; an offset impedance $\ge 3 \Omega$ must be used.
- Net inductive reactance from relay through far-end busbar = $10 3 = 7 \Omega$; the offset cannot be higher than 7Ω .
- It is recommended to use 5 Ω offset impedance.

For the Receiving Bus relay, bus-side VTs:

- Net inductive reactance from relay into local system = $-5 + 7 = 2 \Omega > 0$; there is no need for offset.
- Net inductive reactance from relay through far-end busbar = $-3 + 10 4 = 3 \Omega$; the offset cannot be higher than 3Ω .
- It is recommended to use 1.5 Ω offset impedance.

For the Receiving Bus relay, line-side VTs:

- Net inductive reactance from relay into local system = $-3 5 + 7 = -1 \Omega < 0$; an offset impedance $\geq 1 \Omega$ must be used.
- Net inductive reactance from relay through far-end busbar = $10 4 = 6 \Omega$; the offset cannot be higher than 6Ω .
- It is recommended to use 3.5Ω offset impedance.

The L90 protection system could be applied to lines with tapped transformer(s) even if the latter has its windings connected in a grounded wye on the line side and the transformer(s) currents are not measured by the L90 protection system. The following approach is recommended.

If the setting **SYSTEM SETUP** \Rightarrow **Use POWER SYSTEM** \Rightarrow **Use POWER**

At all terminals the following is being performed:

 $I_L_0 = (I_L_A + I_L_B + I_L_C) / 3)$: local zero-sequence current

 $I_R_0 = (I_R_A + I_R_B + I_R_C) / 3 : remote zero-sequence current$

Now, the I_PHASE – I_0 values (for Local and Remote) are being used instead of pure phase currents for differential and restraint current calculations. See the *Theory of Operation* chapter for additional details.

For example, the operating current in phase A is determined as:

 I^2 op_A = $|(I_L_A - I_L_0) + (I_R_A - I_R_0)|^2$: squared operating current, phase A

where: I_L_A = "local" current phase A

 $I_R_A =$ "remote" current phase A

I_L_0 = local zero-sequence current

I_R_0 = remote zero-sequence current

I²op_A = operating (differential) squared current phase A

The restraint current is calculated in a similar way.



When the **ZERO-SEQ CURRENT REMOVAL** feature is enabled, the modified (I_0 removed) differential current in all three phases is shown in the **ACTUAL VALUES** ⇒ ♣ **METERING** ⇒ **87L DIFFERENTIAL CURRENT** menu. Local and remote currents values are not changed.

9.7.2 TRANSFORMER LOAD CURRENTS

As the tapped line may be energized from one terminal only, or there may be a low current flowing through the line, the slope setting of the differential characteristic would not guarantee stability of the relay on transformer load currents. Consequently, a pickup setting must be risen accordingly in order to prevent maloperation. The L90 forms its restraint current in a unique way as explained in Chapter 8. Unlike traditional approaches, the effects of slope and pickup settings are combined: the higher the slope, the lower the pickup setting required for the same restraining effect.

Assuming the line energized from one terminal and the current is below the lower break-point of the characteristic one should consider the following stability conditions in order to select the pickup (P) and slope (S_1) settings (I_{LOAD} is a maximum total load current of the tapped transformer(s)).

• Two-terminal applications:

Three-terminal applications:

$$I_{op}^{2} = I_{LOAD}^{2}$$

$$I_{REST}^{2} = 2S_{1}^{2}I_{LOAD}^{2} + 2P^{2}$$
Stability condition: $2S_{1}^{2}I_{LOAD}^{2} + 2P^{2} > I_{LOAD}^{2}$

$$I_{op}^{2} = I_{LOAD}^{2}$$

$$I_{REST}^{2} = \frac{4}{3}S_{1}^{2}I_{LOAD}^{2} + 2P^{2}$$
Stability condition: $\frac{4}{3}S_{1}^{2}I_{LOAD}^{2} + 2P^{2} > I_{LOAD}^{2}$

The above calculations should take into account the requirement for the pickup setting resulting from line charging currents. Certainly, a security factor must be applied to the above stability conditions. Alternatively, distance supervision can be considered to prevent maloperation due to transformer load currents.

9

9 APPLICATION OF SETTINGS

9.7 LINES WITH TAPPED TRANSFORMERS

9.7.3 LV-SIDE FAULTS

Distance supervision should be used to prevent maloperation of the L90 protection system during faults on the LV side of the transformer(s). As explained in the Distance Backup/Supervision section of this Chapter, the distance elements should be set to overreach all the line terminals and at the same time safely underreach the LV busbars of all the tapped transformers. This may present some challenge particularly for long lines and large transformer tapped close to the substations. If the L90 system retrofits distance relays, there is a good chance that one can set the distance elements to satisfy the imposed requirements.

If more than one transformer is tapped, particularly on parallel lines, and the LV sides are interconnected, detailed short circuit studies may be needed to determine the distance settings.

9.7.4 EXTERNAL GROUND FAULTS

External ground faults behind the line terminals will be seen by the overreaching distance elements. At the same time, the tapped transformer(s), if connected in a grounded wye, will feed the zero-sequence current. This current is going to be seen at one L90 terminal only, will cause a spurious differential signal, and consequently, may cause maloperation.

The L90 ensures stability in such a case by removing the zero-sequence current from the phase cur-rents prior to calculating the operating and restraining signals (SETTINGS \Rightarrow \Im SYSTEM SETUP \Rightarrow \Im L90 POWER SYSTEM \Rightarrow \Im ZERO-SEQ CURRENT REMOVAL = "Enabled"). Removing the zero-sequence component from the phase currents may cause the L90 to overtrip healthy phases on internal ground fault. This is not a limitation, as the single-pole tripping is not recommended for lines with tapped transformers.

9.8.1 INSTANTANEOUS ELEMENT ERROR DURING L90 SYNCHRONIZATION

As explained in the *Theory of Operation* chapter, two or three L90 relays are synchronized to each other and to system frequency to provide digital differential protection and accurate measurements for other protection and control functions. When an L90 system is starting up, the relays adjust their frequency aggressively to bring all relays into synchronization with the system quickly. The tracking frequency can differ from nominal (or system frequency) by a few Hertz, especially during the first second of synchronization. The 87L function is blocked during synchronization; therefore, the difference between system frequency and relay sampling frequency does not affect 87L function. However, instantaneous elements have additional error caused by the sensitivity of Fourier phasor estimation to the difference between signal frequency and tracking frequency.

To secure instantaneous element operation, it is recommended either to use FlexLogic[™] as shown below to block the instantaneous elements during synchronization, or to use a different setting group with more conservative pickup for this brief interval.

87L DIFF PFLL FAIL	
87L DIFF CHI FAIL	BLOCK INST (VO1)
87L DIFF CH2 FAIL	
0R(2)	
NEGATIVE ONE SHOT	
AND(2)	
TIMER 1	
= BLOCK INST (VO1)	
	831792A1.CDR

Figure 9–5: FLEXLOGIC[™] TO BLOCK INSTANTANEOUS ELEMENT DURING 87L STARTUP

The elements must be treated selectively. If, for example, the phase undervoltage setting includes margin sufficient to accommodate the maximum additional error on startup, blocking or delay are not needed for phase undervoltage. Similarly, if the phase instantaneous overcurrent setting has sufficient margin, blocking is not needed. Note that significant zero-sequence and negative-sequence current or voltage error will not appear during L90 startup, therefore all elements using these quantities are safe.

The table below indicates the maximum error and recommended block durations for different elements.

ELEMENT	MAXIMUM ERROR ON STARTUP, (OPERATE SIGNAL VS. SETTING)	RECOMMENDED BLOCK DURATION
Phase undervoltage	18%	0.7 seconds
Phase instantaneous overcurrent	9%	0.5 seconds
Ground distance zone 1	7%	Not needed
Phase distance zone 1	4%	Not needed

10.1.1 CHANNEL TESTING

The communications system transmits and receives data between two or three terminals for the 87L function. The system is designed to work with multiple channel options including direct and multiplexed optical fiber, G.703, and RS422. The speed is 64 Kbaud in a transparent synchronous mode with automatic synchronous character detection and CRC insertion.

The Local Loopback Channel Test verifies the L90 communication modules are working properly. The Remote Loopback Channel Test verifies the communication link between the relays meets requirements (BER less than 10^{-4}). All tests are verified by using the internal channel monitoring and the monitoring in the Channel Tests. All of the tests presented in this section must be either OK or PASSED.

- 1. Verify that a type "W" module is placed in slot 'W' in both relays (e.g. W7J).
- 2. Interconnect the two relays using the proper media (e.g. single mode fiber cable) observing correct connection of receiving (Rx) and transmitting (Tx) communications paths and turn power on to both relays.
- 3. Verify that the Order Code in both relays is correct.
- 4. Cycle power off/on in both relays.
- 5. Verify and record that both relays indicate In Service on the front display.
- 6. Make the following setting change in both relays: GROUPED ELEMENTS ⇔ ♣ GROUP 1 ⇔ ♣ CURRENT DIFFERENTIAL ELE-MENTS ⇔ CURRENT DIFFERENTIAL ⇔ CURRENT DIFF FUNCTION: "Enabled".
- 7. Verify and record that both relays have established communications with the following status checks:

ACTUAL VALUES ⇔ ♣ STATUS ⇔ ♣ CHANNEL TESTS ⇔ ♣ CHANNEL 1 STATUS: "OK" ACTUAL VALUES ⇔ ♣ STATUS ⇔ ♣ CHANNEL TESTS ⇔ ♣ CHANNEL 2 STATUS: "OK" (If used)

- 8. Make the following setting change in both relays: **TESTING** ⇒ **TEST MODE**: "Enabled".
- 9. Make the following setting change in both relays:

TESTING ⇔⊕ CHANNEL TESTS ⇔⊕ LOCAL LOOPBACK TEST ⇔⊕ LOCAL LOOPBACK CHANNEL NUMBER: "1"

10. Initiate the Local Loopback Channel Tests by making the following setting change:

TESTING \Rightarrow \oplus CHANNEL TESTS \Rightarrow \oplus LOCAL LOOPBACK TEST \Rightarrow \oplus LOCAL LOOPBACK FUNCTION: "Yes"

Expected result. In a few seconds "Yes" should change to "Local Loopback Test PASSED" and then to "No", signifying the test was successfully completed and the communication modules operated properly.

- 11. If Channel 2 is used, make the following setting change and repeat Step 10 for Channel 2 as performed for channel 1: TESTING ⇒ ⊕ CHANNEL TESTS ⇒ ⊕ LOCAL LOOPBACK TEST ⇒ ⊕ LOCAL LOOPBACK CHANNEL NUMBER: "2"
- 12. Verify and record that the Local Loopback Test was performed properly with the following status check: ACTUAL VALUES ⇔ ♣ STATUS ⇔ ♣ CHANNEL TESTS ⇔ ♣ CHANNEL 1(2) LOCAL LOOPBACK STATUS: "OK"
- 13. Make the following setting change in one of the relays:

TESTING ⇔⊕ CHANNEL TESTS ⇔⊕ REMOTE LOOPBACK TEST ⇔⊕ REMOTE LOOPBACK CHANNEL NUMBER: "1"

14. Initiate the Remote Loopback Channel Tests by making the following setting change:

TESTING $\Rightarrow \emptyset$ CHANNEL TESTS $\Rightarrow \emptyset$ REMOTE LOOPBACK \Rightarrow REMOTE LOOPBACK FUNCTION: "Yes"

- *Expected result.* The "Running Remote Loopback Test" message appears; within 60 to 100 sec. the "Remote Loopback Test PASSED" message appears for a few seconds and then changes to "No", signifying the test successfully completed and communications with the relay were successfully established. The "Remote Loopback Test FAILED" message indicates that either the communication link quality does not meet requirements (BER less than 10⁻⁴) or the channel is not established check the communications link connections.
- 15. If Channel 2 is used, make the following setting change and repeat Step 14 for Channel 2 as performed for Channel 1: TESTING ⇔ ⊕ CHANNEL TESTS ⇔ ⊕ REMOTE LOOPBACK TEST ⇔ ⊕ REMOTE LOOPBACK CHANNEL NUMBER: "2"
- 16. Verify and record the Remote Loopback Test was performed properly with the following status check:

actual values \Rightarrow \oplus status \Rightarrow \oplus channel tests \Rightarrow \oplus channel 1(2) remote loopback status: "OK"

10.1 TESTING

17. Verify and record that Remote Loopback Test fails during communications failures as follows: start test as per Steps 13 to 14 and in 2 to 5 seconds disconnect the fiber Rx cable on the corresponding channel.

Expected result. The "Running Remote Loopback Test" message appears. When the channel is momentarily cut off, the "Remote Loopback Test FAILED" message is displayed. The status check should read as follows: ACTUAL VALUES ♣ STATUS ♣ CHANNEL TESTS ⇔ CHANNEL 1(2) LOCAL LOOPBACK STATUS: "Fail"

- 18. Re-connect the fiber Rx cable. Repeat Steps 13 to 14 and verify that Remote Loopback Test performs properly again.
- 19. Verify and record that Remote Loopback Test fails if communications are not connected properly by disconnecting the fiber Rx cable and repeating Steps 13 to 14.

Expected result. The ACTUAL VALUES \Rightarrow \oplus STATUS \Rightarrow \oplus CHANNEL TESTS \Rightarrow \oplus CHANNEL 1(2) REMOTE LOOPBACK TEST: "Fail" message should be constantly on the display.

- 20. Repeat Steps 13 to 14 and verify that Remote Loopback Test is correct.



During channel tests, verify in the ACTUAL VALUES ⇔ ⊕ STATUS ⇔ ⊕ CHANNEL TESTS ⇔ CHANNEL 1(2) LOST PACK-ETS display that the values are very low – even 0. If values are comparatively high, settings of communications equipment (if applicable) should be checked.

10.1.2 CLOCK SYNCHRONIZATION TESTS

The 87L clock synchronization is based upon a peer-to-peer architecture in which all relays are Masters. The relays are synchronized in a distributed fashion. The clocks are phase synchronized to each other and frequency synchronized to the power system frequency. The performance requirement for the clock synchronization is a maximum error of $\pm 130 \ \mu$ s.

All tests are verified by using PFLL status displays. All PFLL status displays must be either OK or Fail.

- 1. Ensure that Steps 1 through 7 inclusive of the previous section are completed.
- 2. Verify and record that both relays have established communications with the following checks after 60 to 120 seconds:

ACTUAL VALUES \Rightarrow STATUS \Rightarrow ⊕ CHANNEL TESTS \Rightarrow ⊕ CHANNEL 1(2) STATUS: "OK" ACTUAL VALUES \Rightarrow STATUS \Rightarrow ⊕ CHANNEL TESTS \Rightarrow ⊕ REMOTE LOOPBACK STATUS: "n/a" ACTUAL VALUES \Rightarrow STATUS \Rightarrow ⊕ CHANNEL TESTS \Rightarrow ⊕ PFLL STATUS: "OK"

3. Disconnect the fiber Channel 1(2) Tx cable for less than 66 ms (not possible with direct fiber module).

 Expected result:
 ACTUAL VALUES ⇒ STATUS ⇒ ⊕ CHANNEL TESTS ⇒ ⊕ CHANNEL 1(2) STATUS: "OK"

 ACTUAL VALUES ⇒ STATUS ⇒ ⊕ CHANNEL TESTS ⇒ ⊕ REMOTE LOOPBACK STATUS: "n/a"

 ACTUAL VALUES ⇒ STATUS ⇒ ⊕ CHANNEL TESTS ⇒ ⊕ PFLL STATUS: "OK"

If fault conditions are applied to the relay during these tests, it trips with a specified 87L operation time.

4. Disconnect the fiber Channel 1(2) Tx cable for more than 66 ms but less than 5 seconds.

 Expected result:
 ACTUAL VALUES ⇔ STATUS ⇔ ⊕ CHANNEL TESTS ⇔ ⊕ CHANNEL 1(2) STATUS: "OK"

 ACTUAL VALUES ⇔ STATUS ⇔ ⊕ CHANNEL TESTS ⇔ ⊕ REMOTE LOOPBACK STATUS: "n/a"

 ACTUAL VALUES ⇔ STATUS ⇔ ⊕ CHANNEL TESTS ⇒ ⊕ PFLL STATUS: "OK"

If fault conditions are applied to the relay (after the channel is brought back) during these tests, it trips with a specified 87L operation time plus 50 to 80 ms required for establishing PFLL after such interruption.

5. Disconnect the fiber Channel 1(2) Tx cable for more than 5 seconds.

 Expected result:
 ACTUAL VALUES ⇔ STATUS ⇔ ♣ CHANNEL TESTS ⇔ ♣ CHANNEL 1(2) STATUS: "OK"

 ACTUAL VALUES ⇔ STATUS ⇔ ♣ CHANNEL TESTS ⇔ ♣ REMOTE LOOPBACK STATUS: "n/a"

 ACTUAL VALUES ⇔ STATUS ⇔ ♣ CHANNEL TESTS ⇒ ♣ PFLL STATUS: "Fail"

6. Reconnect the fiber Channel 1(2) Tx cable and in 6 to 8 seconds confirm that the relays have re-established communications again with the following status checks:

```
      ACTUAL VALUES \Rightarrow STATUS \Rightarrow
      ♦
      CHANNEL TESTS \Rightarrow
      CHANNEL 1(2) STATUS: "OK"

      ACTUAL VALUES \Rightarrow STATUS \Rightarrow
      ♦
      CHANNEL TESTS \Rightarrow
      ♦
      REMOTE LOOPBACK STATUS: "n/a"

      ACTUAL VALUES \Rightarrow STATUS \Rightarrow
      ♦
      CHANNEL TESTS \Rightarrow
      ♦
      PFLL STATUS: "OK"
```

10

 Apply a current of 0.5 pu at a frequency 1 to 3% higher or lower than nominal only to local relay phase A to verify that frequency tracking will not affect PFLL when only one relay has a current input and both relays track frequency. Wait 200 seconds and verify the following:

ACTUAL VALUES ⇔ STATUS ⇔ ⊕ CHANNEL TESTS ⇔ PFLL STATUS: "OK" ACTUAL VALUES ⇔ ⊕ METERING ⇔ ⊕ TRACKING FREQUENCY ⇔ TRACKING FREQUENCY: actual frequency at both relays



For 3-terminal configuration, the above-indicated tests should be carried out accordingly.

10.1.3 CURRENT DIFFERENTIAL

The 87L element has adaptive restraint and dual slope characteristics. The pickup slope settings and the breakpoint settings determine the element characteristics. The relay displays both local and remote current magnitudes and angles and the differential current which helps with start-up activities. When a differential condition is detected, the output operands from the element will be asserted along with energization of faceplate event indicators.

- 1. Ensure that relay will not issue any undesired signals to other equipment.
- 2. Ensure that relays are connected to the proper communication media, communications tests have been performed and the CHANNEL and PFLL STATUS displays indicate OK.
- 3. Minimum pickup test with local current only:
 - Ensure that all 87L setting are properly entered into the relay and connect a test set to the relay to inject current into Phase A.
 - Slowly increase the current until the relay operates and note the pickup value. The theoretical value of operating current below the breakpoint is given by the following formula, where P is the pickup setting and S₁ is the Slope 1 setting (in decimal format):

$$I_{op} = \sqrt{2 \times \frac{P^2}{1 - 2S_1^2}}$$
 (EQ 10.1)

- Repeat the above test for different slope and pickup settings, if desired.
- Repeat the above tests for Phases B and C.
- 4. Minimum pickup test with local current and simulated remote current (pure internal fault simulation):
 - Disconnect the local relay from the communications channel.
 - Loop back the transmit signal to the receive input on the back of the relay.
 - Wait until the CHANNEL and PFLL status displays indicate OK.
 - Slowly increase the current until the relay operates and note the pickup value. The theoretical value of operating current below breakpoint is given by the following formula:

$$I_{op} = \sqrt{\frac{2P^2}{(1 + TAP)^2 - 2S_1^2(1 + TAP^2)}}$$
 (EQ 10.2)

where TAP represents the CT Tap setting for the corresponding channel.

- Repeat the above test for different slope and pickup settings, if desired.
- During the tests, observe the current phasor at ACTUAL VALUES ⇔ ^① METERING ⇔ 87L DIFF CURRENT ⇔ LOCAL IA. This phasor should also be seen at ACTUAL VALUES ⇔ ^① METERING ⇔ 87L DIFF CURRENT ⇔ ^① TERMINAL 1(2) IA along with a phasor of twice the magnitude at ACTUAL VALUES ⇔ ^① METERING ⇔ 87L DIFF CURRENT ⇔ ^① IA DIFF.
- Repeat the above tests for Phases B and C.
- Restore the communication circuits to normal.



Download the L90 Test software from the GE Multilin website (<u>http://www.GEindustrial.com/multilin</u>) or contact GE Multilin for information about the L90 current differential test program which allows the user to simulate different operating conditions for verifying correct responses of the relays during commissioning activities.

a) DIRECT TRANSFER TRIP (DTT) TESTS

The direct transfer trip is a function by which one relay sends a signal to a remote relay to cause a trip of remote equipment.

The local relay trip outputs will close upon receiving a Direct Transfer Trip from the remote relay.

TEST PROCEDURE:

- 1. Ensure that relay will not issue any undesired signals to other equipment and all previous tests have been completed successfully.
- 2. Cycle power off/on in both relays.
- 3. Verify and record that both relays indicate In Service on the faceplate display.
- 4. Make the following setting change in the SETTINGS ⇔ ♣ GROUPED ELEMENTS ⇔ ♣ LINE DIFFERENTIAL ELEMENTS ⇔ CUR-RENT DIFFERENTIAL menu of both relays:

CURRENT DIFF FUNCTION: "Enabled"

5. Verify and record that both relays have established communications by performing the following status check thorough the ACTUAL VALUES ⇒ STATUS ⇒ ↓ CHANNEL TESTS menu:

CHANNEL 1(2) STATUS: "OK"

6. At the remote relay, make the following changes in the SETTINGS ⇔♣ GROUPED ELEMENTS ⇔♣ LINE DIFFERENTIAL ELE-MENTS ⇔♣ CURRENT DIFFERENTIAL menu:

CURRENT DIFF DTT: "Enabled"

7. At the Local relay, make the following changes in the SETTINGS ⇔ ↓ INPUTS/OUTPUTS ⇔ ↓ CONTACT OUTPUT N1 menu:

CONTACT OUTPUT N1 OPERATE: "87L DIFF RECVD DTT A" CONTACT OUTPUT N2 OPERATE: "87L DIFF RECVD DTT B" CONTACT OUTPUT N3 OPERATE: "87L DIFF RECVD DTT C"

- 8. At the Local relay, verify that ACTUAL VALUES ⇒ STATUS ⇒ ^① CONTACT OUTPUTS ⇒ ^① Cont Op N1 is in the "Off" state.
- 9. Apply current to phase A of the remote relay and increase until 87L operates.
- 10. At the Local relay, observe ACTUAL VALUES ⇒ STATUS ⇒ ⊕ CONTACT OUTPUTS ⇒ ⊕ Cont Op N1 is now in the "On" state.
- 11. Repeat steps 8 through 10 for phases A and B and observe Contact Outputs N2 and N3, respectively.
- 12. Repeat steps 8 through 11 with the Remote and Local relays inter-changed.
- 13. Make the following setting change in the SETTINGS ⇔ ⊕ GROUPED ELEMENTS ⇔ ⊕ LINE DIFFERENTIAL ELEMENTS ⇔ CUR-RENT DIFFERENTIAL menu of both relays:

CURRENT DIFF FUNCTION: "Disabled"

- 14. At the Remote relay, set SETTINGS ⇔ ↓ INPUTS/OUTPUTS ⇒ ↓ CONTACT OUTPUT N1 ⇔ ↓ CONTACT OUTPUT N1 OPERATE to the CURRENT DIFF KEY DTT operand.
- 15. At the Local relay, observe under the ACTUAL VALUES ⇒ STATUS ⇒ U CONTACT OUTPUTS menu that CONTACT OUTPUT N1, N2 and N3 are "Off".
- 16. At the Remote relay, set SETTINGS ⇔ TESTING ⇒ TESTING ⇒ FORCE CONTACT INPUTS ⇒ FORCE Cont IP N1 to "Closed".
- 17. At the Local relay, observe under ACTUAL VALUES ⇒ STATUS ⇒ ⊕ CONTACT OUTPUTS that CONTACT OUTPUT N1, N2 and N3 are now "On".
- 18. At both the Local and Remote relays, return all settings to normal.

b) FINAL TESTS

As proper operation of the relay is fundamentally dependent on the correct installation and wiring of the CTs, it must be confirmed that correct data is brought into the relays by an on-load test in which simultaneous measurements of current and voltage phasors are made at all line terminals. These phasors and differential currents can be monitored at the **ACTUAL VAL-UES** \Rightarrow **WETERING** \Rightarrow **87L DIFFERENTIAL CURRENT** menu where all current magnitudes and angles can be observed and conclusions of proper relay interconnections can be made.

Α

Table A-1: FLEXANALOG DATA ITEMS (Sheet 1 of 9)

ADDR	DATA ITEM	FLEXANALOG NAME
5688	Channel 1 Asymmetry	Channel 1 Asymmetry
5690	Channel 2 Asymmetry	Channel 2 Asymmetry
6144	SRC 1 Phase A Current RMS	SRC 1 la RMS
6146	SRC 1 Phase B Current RMS	SRC 1 lb RMS
6148	SRC 1 Phase C Current RMS	SRC 1 Ic RMS
6150	SRC 1 Neutral Current RMS	SRC 1 In RMS
6152	SRC 1 Phase A Current Magnitude	SRC 1 la Mag
6154	SRC 1 Phase A Current Angle	SRC 1 la Angle
6155	SRC 1 Phase B Current Magnitude	SRC 1 lb Mag
6157	SRC 1 Phase B Current Angle	SRC 1 lb Angle
6158	SRC 1 Phase C Current Magnitude	SRC 1 Ic Mag
6160	SRC 1 Phase C Current Angle	SRC 1 Ic Angle
6161	SRC 1 Neutral Current Magnitude	SRC 1 In Mag
6163	SRC 1 Neutral Current Angle	SRC 1 In Angle
6164	SRC 1 Ground Current RMS	SRC 1 lg RMS
6166	SRC 1 Ground Current Magnitude	SRC 1 lg Mag
6168	SRC 1 Ground Current Angle	SRC 1 Ig Angle
6169	SRC 1 Zero Seq. Current Magnitude	SRC 1 I_0 Mag
6171	SRC 1 Zero Sequence Current Angle	SRC 1 I_0 Angle
6172	SRC 1 Pos. Seq. Current Magnitude	SRC 1 I_1 Mag
6174	SRC 1 Pos. Seq. Current Angle	SRC 1 I_1 Angle
6175	SRC 1 Neg. Seq. Current Magnitude	SRC 1 I_2 Mag
6177	SRC 1 Neg. Seq. Current Angle	SRC 1 I_2 Angle
6178	SRC 1 Differential Gnd Current Mag.	SRC 1 Igd Mag
6180	SRC 1 Diff. Gnd. Current Angle	SRC 1 Igd Angle
6208	SRC 2 Phase A Current RMS	SRC 2 la RMS
6210	SRC 2 Phase B Current RMS	SRC 2 lb RMS
6212	SRC 2 Phase C Current RMS	SRC 2 lc RMS
6212	SRC 2 Neutral Current RMS	SRC 2 In RMS
6214	SRC 2 Phase A Current Magnitude	SRC 2 la Mag
6218	SRC 2 Phase A Current Angle	SRC 2 la Angle
6219	SRC 2 Phase B Current Magnitude	SRC 2 lb Mag
6221	SRC 2 Phase B Current Angle	SRC 2 lb Angle
6222	-	
6222	SRC 2 Phase C Current Magnitude	SRC 2 Ic Mag SRC 2 Ic Angle
	SRC 2 Phase C Current Angle	-
6225	SRC 2 Neutral Current Magnitude SRC 2 Neutral Current Angle	SRC 2 In Mag
6227	, , , , , , , , , , , , , , , , , , ,	SRC 2 In Angle
6228	SRC 2 Ground Current RMS	SRC 2 lg RMS
6230	SRC 2 Ground Current Magnitude	SRC 2 lg Mag
6232	SRC 2 Ground Current Angle	SRC 2 Ig Angle
6233	SRC 2 Zero Seq. Current Magnitude	SRC 2 I_0 Mag
6235	SRC 2 Zero Sequence Current Angle	SRC 2 I_0 Angle
6236	SRC 2 Pos. Seq. Current Magnitude	SRC 2 I_1 Mag
6238	SRC 2 Positive Seq. Current Angle	SRC 2 I_1 Angle
6239	SRC 2 Neg. Seq. Current Magnitude	SRC 2 I_2 Mag
6241	SRC 2 Negative Seq. Current Angle	SRC 2 I_2 Angle
6242	SRC 2 Differential Gnd Current Mag.	SRC 2 lgd Mag
6244	SRC 2 Diff. Gnd Current Angle	SRC 2 Igd Angle
6272	SRC 3 Phase A Current RMS	SRC 3 la RMS

Table A-1: FLEXANALOG DATA ITEMS (Sheet 2 of 9)

ADDR	DATA ITEM	FLEXANALOG NAME
6274	SRC 3 Phase B Current RMS	SRC 3 lb RMS
6276	SRC 3 Phase C Current RMS	SRC 3 Ic RMS
6278	SRC 3 Neutral Current RMS	SRC 3 In RMS
6280	SRC 3 Phase A Current Magnitude	SRC 3 la Mag
6282	SRC 3 Phase A Current Angle	SRC 3 la Angle
6283	SRC 3 Phase B Current Magnitude	SRC 3 lb Mag
6285	SRC 3 Phase B Current Angle	SRC 3 lb Angle
6286	SRC 3 Phase C Current Magnitude	SRC 3 lc Mag
6288	SRC 3 Phase C Current Angle	SRC 3 Ic Angle
6289	SRC 3 Neutral Current Magnitude	SRC 3 In Mag
6291	SRC 3 Neutral Current Angle	SRC 3 In Angle
6292	SRC 3 Ground Current RMS	SRC 3 lg RMS
6294	SRC 3 Ground Current Magnitude	SRC 3 lg Mag
6296	SRC 3 Ground Current Angle	SRC 3 lg Angle
6297	SRC 3 Zero Seq. Current Magnitude	SRC 3 I_0 Mag
6299	SRC 3 Zero Sequence Current Angle	SRC 3 I_0 Angle
6300	SRC 3 Pos. Seq. Current Magnitude	SRC 3 I_1 Mag
6302	SRC 3 Positive Seq. Current Angle	SRC 3 I_1 Angle
6303	SRC 3 Neg. Seq. Current Magnitude	SRC 3 I_2 Mag
6305	SRC 3 Negative Seq. Current Angle	SRC 3 I_2 Angle
6306	SRC 3 Differential Gnd Current Mag.	SRC 3 Igd Mag
6308	SRC 3 Differential Gnd Current Angle	SRC 3 Igd Angle
6336	SRC 4 Phase A Current RMS	SRC 4 la RMS
6338	SRC 4 Phase B Current RMS	SRC 4 lb RMS
6340	SRC 4 Phase C Current RMS	SRC 4 Ic RMS
6342	SRC 4 Neutral Current RMS	SRC 4 In RMS
6344	SRC 4 Phase A Current Magnitude	SRC 4 la Mag
6346	SRC 4 Phase A Current Angle	SRC 4 la Angle
6347	SRC 4 Phase B Current Magnitude	SRC 4 lb Mag
6349	SRC 4 Phase B Current Angle	SRC 4 lb Angle
6350	SRC 4 Phase C Current Magnitude	SRC 4 Ic Mag
6352	SRC 4 Phase C Current Angle	SRC 4 Ic Angle
6353	SRC 4 Neutral Current Magnitude	SRC 4 In Mag
6355	SRC 4 Neutral Current Angle	SRC 4 In Angle
6356	SRC 4 Ground Current RMS	SRC 4 lg RMS
6358	SRC 4 Ground Current Magnitude	SRC 4 Ig Mag
6360	SRC 4 Ground Current Angle	SRC 4 lg Angle
6361	SRC 4 Zero Seq. Current Magnitude	SRC 4 I_0 Mag
6363	SRC 4 Zero Seq. Current Angle	SRC 4 I_0 Angle
6364	SRC 4 Positive Seq. Current Mag.	SRC 4 I_1 Mag
6366	SRC 4 Positive Seq. Current Angle	SRC 4 I_1 Angle
6367	SRC 4 Negative Seq. Current Mag.	SRC 4 I_2 Mag
6369	SRC 4 Negative Seq. Current Angle	SRC 4 I_2 Angle
6370	SRC 4 Differential Gnd Current Mag.	SRC 4 Igd Mag
6372	SRC 4 Differential Gnd Current Angle	SRC 4 Igd Angle
6656	SRC 1 Phase AG Voltage RMS	SRC 1 Vag RMS
6658	SRC 1 Phase BG Voltage RMS	SRC 1 Vbg RMS
6660	SRC 1 Phase CG Voltage RMS	SRC 1 Vcg RMS
6662	SRC 1 Phase AG Voltage Magnitude	SRC 1 Vag Mag

A

Table A-1: FLEXANALOG DATA ITEMS (Sheet 3 of 9)

Table A–1: FLEXANALOG DATA ITEMS (Sheet 3 of 9)				
ADDR	DATA ITEM	FLEXANALOG NAME		
6664	SRC 1 Phase AG Voltage Angle	SRC 1 Vag Angle		
6665	SRC 1 Phase BG Voltage Magnitude	SRC 1 Vbg Mag		
6667	SRC 1 Phase BG Voltage Angle	SRC 1 Vbg Angle		
6668	SRC 1 Phase CG Voltage Magnitude	SRC 1 Vcg Mag		
6670	SRC 1 Phase CG Voltage Angle	SRC 1 Vcg Angle		
6671	SRC 1 Phase AB Voltage RMS	SRC 1 Vab RMS		
6673	SRC 1 Phase BC Voltage RMS	SRC 1 Vbc RMS		
6675	SRC 1 Phase CA Voltage RMS	SRC 1 Vca RMS		
6677	SRC 1 Phase AB Voltage Magnitude	SRC 1 Vab Mag		
6679	SRC 1 Phase AB Voltage Angle	SRC 1 Vab Angle		
6680	SRC 1 Phase BC Voltage Magnitude	SRC 1 Vbc Mag		
6682	SRC 1 Phase BC Voltage Angle	SRC 1 Vbc Angle		
6683	SRC 1 Phase CA Voltage Magnitude	SRC 1 Vca Mag		
6685	SRC 1 Phase CA Voltage Angle	SRC 1 Vca Angle		
6686	SRC 1 Auxiliary Voltage RMS	SRC 1 Vx RMS		
6688	SRC 1 Auxiliary Voltage Magnitude	SRC 1 Vx Mag		
6690	SRC 1 Auxiliary Voltage Angle	SRC 1 Vx Angle		
6691	SRC 1 Zero Sequence Voltage Mag.	SRC 1 V_0 Mag		
6693	SRC 1 Zero Sequence Voltage Angle	SRC 1 V_0 Angle		
6694	SRC 1 Positive Seq. Voltage Mag.	SRC 1 V_1 Mag		
6696	SRC 1 Positive Seq. Voltage Angle	SRC 1 V_1 Angle		
6697	SRC 1 Negative Seq. Voltage Mag.	SRC 1 V_2 Mag		
6699	SRC 1 Negative Seq. Voltage Angle	SRC 1 V_2 Angle		
6720	SRC 2 Phase AG Voltage RMS	SRC 2 Vag RMS		
6722	SRC 2 Phase BG Voltage RMS	SRC 2 Vbg RMS		
6724	SRC 2 Phase CG Voltage RMS	SRC 2 Vcg RMS		
6726	SRC 2 Phase AG Voltage Magnitude	SRC 2 Vag Mag		
6728	SRC 2 Phase AG Voltage Angle	SRC 2 Vag Angle		
6729	SRC 2 Phase BG Voltage Magnitude	SRC 2 Vbg Mag		
6731	SRC 2 Phase BG Voltage Angle	SRC 2 Vbg Angle		
6732	SRC 2 Phase CG Voltage Magnitude	SRC 2 Vcg Mag		
6734	SRC 2 Phase CG Voltage Angle	SRC 2 Vcg Angle		
6735	SRC 2 Phase AB Voltage RMS	SRC 2 Vab RMS		
6737	SRC 2 Phase BC Voltage RMS	SRC 2 Vbc RMS		
6739	SRC 2 Phase CA Voltage RMS	SRC 2 Vca RMS		
6741	SRC 2 Phase AB Voltage Magnitude	SRC 2 Vab Mag		
6743	SRC 2 Phase AB Voltage Angle	SRC 2 Vab Angle		
6744	SRC 2 Phase BC Voltage Magnitude	SRC 2 Vbc Mag		
6746	SRC 2 Phase BC Voltage Angle	SRC 2 Vbc Angle		
6747	SRC 2 Phase CA Voltage Magnitude	SRC 2 Vca Mag		
6749	SRC 2 Phase CA Voltage Angle	SRC 2 Vca Angle		
6750	SRC 2 Auxiliary Voltage RMS	SRC 2 Vx RMS		
6752	SRC 2 Auxiliary Voltage Magnitude	SRC 2 Vx Mag		
6754	SRC 2 Auxiliary Voltage Angle	SRC 2 Vx Angle		
6755	SRC 2 Zero Seq. Voltage Magnitude	SRC 2 V_0 Mag		
6757	SRC 2 Zero Sequence Voltage Angle	SRC 2 V_0 Angle		
6758	SRC 2 Positive Seq. Voltage Mag.	SRC 2 V_1 Mag		
6760	SRC 2 Positive Seq. Voltage Angle	SRC 2 V_1 Angle		
6761	SRC 2 Negative Seq. Voltage Mag.	SRC 2 V_2 Mag		
6763	SRC 2 Negative Seq. Voltage Angle	SRC 2 V_2 Angle		
6784	SRC 3 Phase AG Voltage RMS	SRC 3 Vag RMS		
6786	SRC 3 Phase BG Voltage RMS	SRC 3 Vbg RMS		
0100	Site of hase be voltage Kivio			

Table A-1: FLEXANALOG DATA ITEMS (Sheet 4 of 9)

ADDR		FLEXANALOG NAME
6788	SRC 3 Phase CG Voltage RMS	SRC 3 Vcg RMS
6790	SRC 3 Phase AG Voltage Magnitude	SRC 3 Vag Mag
6792	SRC 3 Phase AG Voltage Angle	SRC 3 Vag Angle
6793	SRC 3 Phase BG Voltage Magnitude	SRC 3 Vbg Mag
6795	SRC 3 Phase BG Voltage Angle	SRC 3 Vbg Angle
6796	SRC 3 Phase CG Voltage Magnitude	SRC 3 Vcg Mag
6798	SRC 3 Phase CG Voltage Angle	SRC 3 Vcg Angle
6799	SRC 3 Phase AB Voltage RMS	SRC 3 Vab RMS
6801	SRC 3 Phase BC Voltage RMS	SRC 3 Vbc RMS
6803	SRC 3 Phase CA Voltage RMS	SRC 3 Vca RMS
6805	SRC 3 Phase AB Voltage Magnitude	SRC 3 Vab Mag
6807	SRC 3 Phase AB Voltage Angle	SRC 3 Vab Angle
6808	SRC 3 Phase BC Voltage Magnitude	SRC 3 Vbc Mag
6810	SRC 3 Phase BC Voltage Angle	SRC 3 Vbc Angle
6811	SRC 3 Phase CA Voltage Magnitude	SRC 3 Vca Mag
6813	SRC 3 Phase CA Voltage Angle	SRC 3 Vca Angle
6814	SRC 3 Auxiliary Voltage RMS	SRC 3 Vx RMS
6816	SRC 3 Auxiliary Voltage Magnitude	SRC 3 Vx Mag
6818	SRC 3 Auxiliary Voltage Angle	SRC 3 Vx Angle
6819	SRC 3 Zero Seq. Voltage Magnitude	SRC 3 V_0 Mag
6821	SRC 3 Zero Sequence Voltage Angle	SRC 3 V_0 Angle
6822	SRC 3 Positive Seq. Voltage Mag.	SRC 3 V_1 Mag
6824	SRC 3 Positive Seq. Voltage Angle	SRC 3 V_1 Angle
6825	SRC 3 Negative Seq. Voltage Mag.	SRC 3 V_2 Mag
6827	SRC 3 Negative Seq. Voltage Angle	SRC 3 V_2 Angle
6848	SRC 4 Phase AG Voltage RMS	SRC 4 Vag RMS
6850	SRC 4 Phase BG Voltage RMS	SRC 4 Vbg RMS
6852	SRC 4 Phase CG Voltage RMS	SRC 4 Vcg RMS
6854	SRC 4 Phase AG Voltage Magnitude	SRC 4 Vag Mag
6856	SRC 4 Phase AG Voltage Angle	SRC 4 Vag Angle
6857	SRC 4 Phase BG Voltage Magnitude	SRC 4 Vbg Mag
6859	SRC 4 Phase BG Voltage Angle	SRC 4 Vbg Mag
		SRC 4 Vbg Angle SRC 4 Vcg Mag
6860	SRC 4 Phase CG Voltage Magnitude	
6862	SRC 4 Phase CG Voltage Angle	SRC 4 Vcg Angle
6863	SRC 4 Phase AB Voltage RMS	SRC 4 Vab RMS
6865	SRC 4 Phase BC Voltage RMS	SRC 4 Vbc RMS
6867	SRC 4 Phase CA Voltage RMS	SRC 4 Vca RMS
6869	SRC 4 Phase AB Voltage Magnitude	SRC 4 Vab Mag
6871	SRC 4 Phase AB Voltage Angle	SRC 4 Vab Angle
6872	SRC 4 Phase BC Voltage Magnitude	SRC 4 Vbc Mag
6874	SRC 4 Phase BC Voltage Angle	SRC 4 Vbc Angle
6875	SRC 4 Phase CA Voltage Magnitude	SRC 4 Vca Mag
6877	SRC 4 Phase CA Voltage Angle	SRC 4 Vca Angle
6878	SRC 4 Auxiliary Voltage RMS	SRC 4 Vx RMS
6880	SRC 4 Auxiliary Voltage Magnitude	SRC 4 Vx Mag
6882	SRC 4 Auxiliary Voltage Angle	SRC 4 Vx Angle
6883	SRC 4 Zero Seq. Voltage Magnitude	SRC 4 V_0 Mag
6885	SRC 4 Zero Sequence Voltage Angle	SRC 4 V_0 Angle
6886	SRC 4 Positive Seq. Voltage Mag.	SRC 4 V_1 Mag
6888	SRC 4 Positive Seq. Voltage Angle	SRC 4 V_1 Angle
6889	SRC 4 Negative Seq. Voltage Mag.	SRC 4 V_2 Mag
6891	SRC 4 Negative Seq. Voltage Angle	SRC 4 V_2 Angle
		_ 0

A.1 PARAMETER LIST

Table A-1: FLEXANALOG DATA ITEMS (Sheet 5 of 9)

ADDR	DATA ITEM	FLEXANALOG NAME
7168	SRC 1 Three Phase Real Power	SRC 1 P
7170	SRC 1 Phase A Real Power	SRC 1 Pa
7172	SRC 1 Phase B Real Power	SRC 1 Pb
7174	SRC 1 Phase C Real Power	SRC 1 Pc
7176	SRC 1 Three Phase Reactive Power	SRC 1 Q
7178	SRC 1 Phase A Reactive Power	SRC 1 Qa
7180	SRC 1 Phase B Reactive Power	SRC 1 Qb
7182	SRC 1 Phase C Reactive Power	SRC 1 Qc
7184	SRC 1 Three Phase Apparent Power	SRC 1 S
7186	SRC 1 Phase A Apparent Power	SRC 1 Sa
7188	SRC 1 Phase B Apparent Power	SRC 1 Sb
7190	SRC 1 Phase C Apparent Power	SRC 1 Sc
7192	SRC 1 Three Phase Power Factor	SRC 1 PF
7193	SRC 1 Phase A Power Factor	SRC 1 Phase A PF
7194	SRC 1 Phase B Power Factor	SRC 1 Phase B PF
7195	SRC 1 Phase C Power Factor	SRC 1 Phase C PF
7200	SRC 2 Three Phase Real Power	SRC 2 P
7202	SRC 2 Phase A Real Power	SRC 2 Pa
7204	SRC 2 Phase B Real Power	SRC 2 Pb
7206	SRC 2 Phase C Real Power	SRC 2 Pc
7208	SRC 2 Three Phase Reactive Power	SRC 2 Q
7210	SRC 2 Phase A Reactive Power	SRC 2 Qa
7212	SRC 2 Phase B Reactive Power	SRC 2 Qb
7212	SRC 2 Phase C Reactive Power	SRC 2 Qc
7214	SRC 2 Three Phase Apparent Power	SRC 2 S
7210	SRC 2 Phase A Apparent Power	SRC 2 Sa
7210		SRC 2 Sb
	SRC 2 Phase B Apparent Power	
7222	SRC 2 Phase C Apparent Power	SRC 2 Sc
7224	SRC 2 Three Phase Power Factor	SRC 2 PF
7225	SRC 2 Phase A Power Factor	SRC 2 Phase A PF SRC 2 Phase B PF
7226	SRC 2 Phase B Power Factor	
7227	SRC 2 Phase C Power Factor	SRC 2 Phase C PF
7232	SRC 3 Three Phase Real Power	SRC 3 P
7234	SRC 3 Phase A Real Power	SRC 3 Pa
7236	SRC 3 Phase B Real Power	SRC 3 Pb
7238	SRC 3 Phase C Real Power	SRC 3 Pc
7240	SRC 3 Three Phase Reactive Power	SRC 3 Q
7242	SRC 3 Phase A Reactive Power	SRC 3 Qa
7244	SRC 3 Phase B Reactive Power	SRC 3 Qb
7246	SRC 3 Phase C Reactive Power	SRC 3 Qc
7248	SRC 3 Three Phase Apparent Power	SRC 3 S
7250	SRC 3 Phase A Apparent Power	SRC 3 Sa
7252	SRC 3 Phase B Apparent Power	SRC 3 Sb
7254	SRC 3 Phase C Apparent Power	SRC 3 Sc
7256	SRC 3 Three Phase Power Factor	SRC 3 PF
7257	SRC 3 Phase A Power Factor	SRC 3 Phase A PF
7258	SRC 3 Phase B Power Factor	SRC 3 Phase B PF
7259	SRC 3 Phase C Power Factor	SRC 3 Phase C PF
7264	SRC 4 Three Phase Real Power	SRC 4 P
7266	SRC 4 Phase A Real Power	SRC 4 Pa
7268	SRC 4 Phase B Real Power	SRC 4 Pb
7270	SRC 4 Phase C Real Power	SRC 4 Pc

Table A-1: FLEXANALOG DATA ITEMS (Sheet 6 of 9)

		,	
ADDR	DATA ITEM	FLEXANALOG NAME	
7272	SRC 4 Three Phase Reactive Power	SRC 4 Q	
7274	SRC 4 Phase A Reactive Power	SRC 4 Qa	
7276	SRC 4 Phase B Reactive Power	SRC 4 Qb	
7278	SRC 4 Phase C Reactive Power	SRC 4 Qc	
7280	SRC 4 Three Phase Apparent Power	SRC 4 S	
7282	SRC 4 Phase A Apparent Power	SRC 4 Sa	
7284	SRC 4 Phase B Apparent Power	SRC 4 Sb	
7286	SRC 4 Phase C Apparent Power	SRC 4 Sc	
7288	SRC 4 Three Phase Power Factor	SRC 4 PF	
7289	SRC 4 Phase A Power Factor	SRC 4 Phase A PF	
7290	SRC 4 Phase B Power Factor	SRC 4 Phase B PF	
7291	SRC 4 Phase C Power Factor	SRC 4 Phase C PF	
7552	SRC 1 Frequency	SRC 1 Frequency	
7553	SRC 2 Frequency	SRC 2 Frequency	
7554	SRC 3 Frequency	SRC 3 Frequency	
7555	SRC 4 Frequency	SRC 4 Frequency	
7680	SRC 1 Demand Ia	SRC 1 Demand la	
7682	SRC 1 Demand Ib	SRC 1 Demand lb	
7684	SRC 1 Demand Ic	SRC 1 Demand Ic	
7686	SRC 1 Demand Watt	SRC 1 Demand Watt	
7688	SRC 1 Demand Var	SRC 1 Demand var	
7690	SRC 1 Demand Va	SRC 1 Demand Va	
7696	SRC 2 Demand Ia	SRC 2 Demand Ia	
7698	SRC 2 Demand Ib	SRC 2 Demand Ib	
7700	SRC 2 Demand Ic	SRC 2 Demand Ic	
7702	SRC 2 Demand Watt	SRC 2 Demand Watt	
7704	SRC 2 Demand Var	SRC 2 Demand var	
7706	SRC 2 Demand Va	SRC 2 Demand Va	
7712	SRC 3 Demand Ia	SRC 3 Demand Ia	
7714	SRC 3 Demand Ib	SRC 3 Demand Ib	
7716	SRC 3 Demand Ic	SRC 3 Demand Ic	
7718	SRC 3 Demand Watt	SRC 3 Demand Watt	
7720	SRC 3 Demand Var	SRC 3 Demand var	
7722	SRC 3 Demand Va	SRC 3 Demand Va	
7728	SRC 4 Demand Ia	SRC 4 Demand Ia	
7730	SRC 4 Demand Ib	SRC 4 Demand Ib	
7732	SRC 4 Demand Ic	SRC 4 Demand Ic	
7734	SRC 4 Demand Watt	SRC 4 Demand Watt	
7736	SRC 4 Demand Var	SRC 4 Demand var	
7738	SRC 4 Demand Va	SRC 4 Demand Va	
9024	Fault 1 Prefault Ph A Current Mag.	Prefault la Mag [0]	
9026	Fault 1 Prefault Ph A Current Angle	Prefault la Ang [0]	
9027	Fault 1 Prefault Ph B Current Mag.	Prefault Ib Mag [0]	
9029	Fault 1 Prefault Ph B Current Angle	Prefault Ib Ang [0]	
9030	Fault 1 Prefault Ph C Current Mag.	Prefault Ic Mag [0]	
9032	Fault 1 Prefault Ph C Current Angle	Prefault Ic Ang [0]	
9033	Fault 1 Prefault Ph A Voltage Mag.	Prefault Va Mag [0]	
9035	Fault 1 Prefault Ph A Voltage Angle	Prefault Va Ang [0]	
9036	Fault 1 Prefault Ph B Voltage Mag.	Prefault Vb Mag [0]	
9038	Fault 1 Prefault Ph B Voltage Angle	Prefault Vb Ang [0]	
9039	Fault 1 Prefault Ph C Voltage Mag.	Prefault Vc Mag [0]	
9041	Fault 1 Prefault Ph C Voltage Angle	Prefault Vc Ang [0]	
		51-1	

A

Table A-1: FLEXANALOG DATA ITEMS (Sheet 7 of 9)

ADDR	DATA ITEM	FLEXANALOG NAME	
9042	Fault 1 Postfault Ph A Current Mag.	Postfault la Mag [0]	
9044	Fault 1 Postfault Ph A Current Angle	Postfault la Ang [0]	
9045	Fault 1 Postfault Ph B Current Mag.	Postfault Ib Mag [0]	
9047	Fault 1 Postfault Ph B Current Angle	Postfault Ib Ang [0]	
9048	Fault 1 Postfault Ph C Current Mag.	Postfault Ic Mag [0]	
9050	Fault 1 Postfault Ph C Current Angle	Postfault Ic Ang [0]	
9051	Fault 1 Postfault Ph A Voltage Mag.	Postfault Va Mag [0]	
9053	Fault 1 Postfault Ph A Voltage Angle	Postfault Va Ang [0]	
9054	Fault 1 Postfault Ph B Voltage Mag.	Postfault Vb Mag [0]	
9056	Fault 1 Postfault Ph B Voltage Angle	Postfault Vb Ang [0]	
9057	Fault 1 Postfault Ph C Voltage Mag.	Postfault Vc Mag [0]	
9059	Fault 1 Postfault Ph C Voltage Angle	Postfault Vc Ang [0]	
9060	Fault 1 Type	Fault Type [0]	
9061	Fault 1 Location	Fault Location [0]	
9216	Synchrocheck 1 Delta Voltage	Synchchk 1 Delta V	
9218	Synchrocheck 1 Delta Frequency	Synchchk 1 Delta F	
9219	Synchrocheck 1 Delta Phase	Synchchk 1 Delta Phs	
9220	Synchrocheck 2 Delta Voltage	Synchchk 2 Delta V	
9222	Synchrocheck 2 Delta Frequency	Synchchk 2 Delta F	
9223	Synchrocheck 2 Delta Phase	Synchchk 2 Delta Phs	
9344	Local IA Magnitude	Local IA Mag	
9346	Local IB Magnitude	Local IB Mag	
9348	Local IC Magnitude	Local IC Mag	
9350	-	Terminal 1 IA Mag	
	Remote1 IA Magnitude	,	
9352	Remote1 IB Magnitude	Terminal 1 IB Mag	
9354	Remote1 IC Magnitude	Terminal 1 IC Mag	
9356	Remote2 IA Magnitude	Terminal 2 IA Mag	
9358	Remote2 IB Magnitude	Terminal 2 IB Mag	
9360	Remote2 IC Magnitude	Terminal 2 IC Mag	
9362	Differential Current IA Magnitude	Diff Curr IA Mag	
9364	Differential Current IB Magnitude	Diff Curr IB Mag	
9366	Differential Current IC Magnitude	Diff Curr IC Mag	
9368	Local IA Angle	Local IA Angle	
9369	Local IB Angle	Local IB Angle	
9370	Local IC Angle	Local IC Angle	
9371	Remote1 IA Angle	Terminal 1 IA Angle	
9372	Remote1 IB Angle	Terminal 1 IB Angle	
9373	Remote1 IC Angle	Terminal 1 IC Angle	
9374	Remote2 IA Angle	Terminal 2 IA Angle	
9375	Remote2 IB Angle	Terminal 2 IB Angle	
9376	Remote2 IC Angle	Terminal 2 IC Angle	
9377	Differential Current IA Angle	Diff Curr IA Angle	
9378	Differential Current IB Angle	Diff Curr IB Angle	
9379	Differential Current IC Angle	Diff Curr IC Angle	
9380	Op Square Current IA	Op Square Curr IA	
9382	Op Square Current IB	Op Square Curr IB	
9384	Op Square Current IC	Op Square Curr IC	
9386	Restraint Square Current IA	Rest Square Curr IA	
9388	Restraint Square Current IB	Rest Square Curr IB	
9390	Restraint Square Current IC	Rest Square Curr IC	
13504	DCMA Inputs 1 Value	DCMA Inputs 1 Value	
	DCMA Inputs 2 Value	DCMA Inputs 2 Value	

Table A-1: FLEXANALOG DATA ITEMS (Sheet 8 of 9)

	-		
ADDR	DATA ITEM	FLEXANALOG NAME	
13508	DCMA Inputs 3 Value	DCMA Inputs 3 Value	
13510	DCMA Inputs 4 Value	DCMA Inputs 4 Value	
13512	DCMA Inputs 5 Value	DCMA Inputs 5 Value	
13514	DCMA Inputs 6 Value	DCMA Inputs 6 Value	
13516	DCMA Inputs 7 Value	DCMA Inputs 7 Value	
13518	DCMA Inputs 8 Value	DCMA Inputs 8 Value	
13520	DCMA Inputs 9 Value	DCMA Inputs 9 Value	
13522	DCMA Inputs 10 Value	DCMA Inputs 10 Value	
13524	DCMA Inputs 11 Value	DCMA Inputs 11 Value	
13526	DCMA Inputs 12 Value	DCMA Inputs 12 Value	
13528	DCMA Inputs 13 Value	DCMA Inputs 13 Value	
13530	DCMA Inputs 14 Value	DCMA Inputs 14 Value	
13532	DCMA Inputs 15 Value	DCMA Inputs 15 Value	
13534	DCMA Inputs 16 Value	DCMA Inputs 16 Value	
13536	DCMA Inputs 17 Value	DCMA Inputs 17 Value	
13538	DCMA Inputs 18 Value	DCMA Inputs 18 Value	
13540	DCMA Inputs 19 Value	DCMA Inputs 19 Value	
13542	DCMA Inputs 20 Value	DCMA Inputs 20 Value	
13544	DCMA Inputs 21 Value	DCMA Inputs 21 Value	
13546	DCMA Inputs 22 Value	DCMA Inputs 22 Value	
13548	DCMA Inputs 23 Value	DCMA Inputs 23 Value	
13550	DCMA Inputs 24 Value	DCMA Inputs 24 Value	
13552	RTD Inputs 1 Value	RTD Inputs 1 Value	
13553	RTD Inputs 2 Value	RTD Inputs 2 Value	
13554	RTD Inputs 3 Value	RTD Inputs 3 Value	
13555	RTD Inputs 4 Value	RTD Inputs 4 Value	
13556	RTD Inputs 5 Value	RTD Inputs 5 Value	
13557	RTD Inputs 6 Value	RTD Inputs 6 Value	
13558	RTD Inputs 7 Value	RTD Inputs 7 Value	
13559	RTD Inputs 8 Value	RTD Inputs 8 Value	
13560	RTD Inputs 9 Value	RTD Inputs 9 Value	
13561	RTD Inputs 10 Value	RTD Inputs 10 Value	
13562	RTD Inputs 11 Value	RTD Inputs 11 Value	
13563	RTD Inputs 12 Value	RTD Inputs 12 Value	
13564	RTD Inputs 13 Value	RTD Inputs 13 Value	
13565	RTD Inputs 14 Value	RTD Inputs 14 Value	
13566	RTD Inputs 15 Value	RTD Inputs 15 Value	
13567	RTD Inputs 16 Value	RTD Inputs 16 Value	
13568	RTD Inputs 17 Value	RTD Inputs 17 Value	
13569	RTD Inputs 18 Value	RTD Inputs 18 Value	
13570	RTD Inputs 19 Value	RTD Inputs 19 Value	
13571	RTD Inputs 20 Value	RTD Inputs 20 Value	
13572	RTD Inputs 21 Value	RTD Inputs 21 Value	
13573	RTD Inputs 22 Value	RTD Inputs 22 Value	
13574	RTD Inputs 23 Value	RTD Inputs 23 Value	
13575	RTD Inputs 24 Value	RTD Inputs 24 Value	
13576	RTD Inputs 25 Value	RTD Inputs 25 Value	
13577	RTD Inputs 26 Value	RTD Inputs 26 Value	
13578	RTD Inputs 27 Value	RTD Inputs 27 Value	
13579	RTD Inputs 28 Value	RTD Inputs 28 Value	
13580	RTD Inputs 29 Value	RTD Inputs 29 Value	
13580	RTD Inputs 30 Value	RTD Inputs 30 Value	
10001			

Table A-1: FLEXANALOG DATA ITEMS (Sheet 9 of 9)

ADDR	DATA ITEM	FLEXANALOG NAME
13582	RTD Inputs 31 Value	RTD Inputs 31 Value
13583	RTD Inputs 32 Value	RTD Inputs 32 Value
13584	RTD Inputs 33 Value	RTD Inputs 33 Value
13585	RTD Inputs 34 Value	RTD Inputs 34 Value
13586	RTD Inputs 35 Value	RTD Inputs 35 Value
13587	RTD Inputs 36 Value	RTD Inputs 36 Value
13588	RTD Inputs 37 Value	RTD Inputs 37 Value
13589	RTD Inputs 38 Value	RTD Inputs 38 Value
13590	RTD Inputs 39 Value	RTD Inputs 39 Value
13591	RTD Inputs 40 Value	RTD Inputs 40 Value
13592	RTD Inputs 41 Value	RTD Inputs 41 Value
13593	RTD Inputs 42 Value	RTD Inputs 42 Value
13594	RTD Inputs 43 Value	RTD Inputs 43 Value
13595	RTD Inputs 44 Value	RTD Inputs 44 Value
13596	RTD Inputs 45 Value	RTD Inputs 45 Value
13597	RTD Inputs 46 Value	RTD Inputs 46 Value
13598	RTD Inputs 47 Value	RTD Inputs 47 Value
13599	RTD Inputs 48 Value	RTD Inputs 48 Value
32768	Tracking Frequency	Tracking Frequency
39425	FlexElement 1 Actual	FlexElement 1 Value
39427	FlexElement 2 Actual	FlexElement 2 Value
39429	FlexElement 3 Actual	FlexElement 3 Value
39431	FlexElement 4 Actual	FlexElement 4 Value
39433	FlexElement 5 Actual	FlexElement 5 Value
39435	FlexElement 6 Actual	FlexElement 6 Value
39437	FlexElement 7 Actual	FlexElement 7 Value
39439	FlexElement 8 Actual	FlexElement 8 Value
40971	Current Setting Group	Active Setting Group

B.1 MODBUS RTU PROTOCOL

B.1.1 INTRODUCTION

The UR-series relays support a number of communications protocols to allow connection to equipment such as personal computers, RTUs, SCADA masters, and programmable logic controllers. The Modicon Modbus RTU protocol is the most basic protocol supported by the UR. Modbus is available via RS232 or RS485 serial links or via ethernet (using the Modbus/TCP specification). The following description is intended primarily for users who wish to develop their own master communication drivers and applies to the serial Modbus RTU protocol. Note that:

- The UR always acts as a slave device, meaning that it never initiates communications; it only listens and responds to requests issued by a master computer.
- For Modbus[®], a subset of the Remote Terminal Unit (RTU) protocol format is supported that allows extensive monitoring, programming, and control functions using read and write register commands.

B.1.2 PHYSICAL LAYER

The Modbus[®] RTU protocol is hardware-independent so that the physical layer can be any of a variety of standard hardware configurations including RS232 and RS485. The relay includes a faceplate (front panel) RS232 port and two rear terminal communications ports that may be configured as RS485, fiber optic, 10BaseT, or 10BaseF. Data flow is half-duplex in all configurations. See Chapter 3 for details on wiring.

Each data byte is transmitted in an asynchronous format consisting of 1 start bit, 8 data bits, 1 stop bit, and possibly 1 parity bit. This produces a 10 or 11 bit data frame. This can be important for transmission through modems at high bit rates (11 bit data frames are not supported by many modems at baud rates greater than 300).

The baud rate and parity are independently programmable for each communications port. Baud rates of 300, 1200, 2400, 4800, 9600, 14400, 19200, 28800, 33600, 38400, 57600, or 115200 bps are available. Even, odd, and no parity are available. Refer to the *Communications* section of Chapter 5 for further details.

The master device in any system must know the address of the slave device with which it is to communicate. The relay will not act on a request from a master if the address in the request does not match the relay's slave address (unless the address is the broadcast address – see below).

A single setting selects the slave address used for all ports, with the exception that for the faceplate port, the relay will accept any address when the Modbus[®] RTU protocol is used.

B.1.3 DATA LINK LAYER

Communications takes place in packets which are groups of asynchronously framed byte data. The master transmits a packet to the slave and the slave responds with a packet. The end of a packet is marked by 'dead-time' on the communications line. The following describes general format for both transmit and receive packets. For exact details on packet formatting, refer to subsequent sections describing each function code.

DESCRIPTION	SIZE
SLAVE ADDRESS	1 byte
FUNCTION CODE	1 byte
DATA	N bytes
CRC	2 bytes
DEAD TIME	3.5 bytes transmission time

Table B-1: MODBUS PACKET FORMAT

 SLAVE ADDRESS: This is the address of the slave device that is intended to receive the packet sent by the master and to perform the desired action. Each slave device on a communications bus must have a unique address to prevent bus contention. All of the relay's ports have the same address which is programmable from 1 to 254; see Chapter 5 for details. Only the addressed slave will respond to a packet that starts with its address. Note that the faceplate port is an exception to this rule; it will act on a message containing any slave address.

A master transmit packet with slave address 0 indicates a broadcast command. All slaves on the communication link take action based on the packet, but none respond to the master. Broadcast mode is only recognized when associated with Function Code 05h. For any other function code, a packet with broadcast mode slave address 0 will be ignored.

B.1 MODBUS RTU PROTOCOL

- **FUNCTION CODE:** This is one of the supported functions codes of the unit which tells the slave what action to perform. See the Supported Function Codes section for complete details. An exception response from the slave is indicated by setting the high order bit of the function code in the response packet. See the Exception Responses section for further details.
- **DATA:** This will be a variable number of bytes depending on the function code. This may include actual values, settings, or addresses sent by the master to the slave or by the slave to the master.
- Β
- **CRC:** This is a two byte error checking code. The RTU version of Modbus[®] includes a 16-bit cyclic redundancy check (CRC-16) with every packet which is an industry standard method used for error detection. If a Modbus slave device receives a packet in which an error is indicated by the CRC, the slave device will not act upon or respond to the packet thus preventing any erroneous operations. See the *CRC-16 Algorithm* section for details on calculating the CRC.
- **DEAD TIME:** A packet is terminated when no data is received for a period of 3.5 byte transmission times (about 15 ms at 2400 bps, 2 ms at 19200 bps, and 300 µs at 115200 bps). Consequently, the transmitting device must not allow gaps between bytes longer than this interval. Once the dead time has expired without a new byte transmission, all slaves start listening for a new packet from the master except for the addressed slave.

B.1.4 CRC-16 ALGORITHM

The CRC-16 algorithm essentially treats the entire data stream (data bits only; start, stop and parity ignored) as one continuous binary number. This number is first shifted left 16 bits and then divided by a characteristic polynomial (110000000000101B). The 16 bit remainder of the division is appended to the end of the packet, MSByte first. The resulting packet including CRC, when divided by the same polynomial at the receiver will give a zero remainder if no transmission errors have occurred. This algorithm requires the characteristic polynomial to be reverse bit ordered. The most significant bit of the characteristic polynomial is dropped, since it does not affect the value of the remainder.

A C programming language implementation of the CRC algorithm will be provided upon request.

SYMBOLS:	>	data transfer		
A 16 bit working register				
Alow low order byte of A				
	Ahigh	high order byte of A		
	CRC	16 bit CRC-16 result		
	i,j	loop counters		
	(+)	logical EXCLUSIVE-O	R operator	
	Ν	total number of data by	/tes	
	Di	i-th data byte (i = 0 to I	N-1)	
	G	16 bit characteristic po	lynomial = 101000000000001 (binary) with MSbit dropped and bit order reversed	
	shr (x)	right shift operator (th LSbit of x is shifted into a carry flag, a '0' is shifted into the MSbit of x, all other bits are shifted right one location)		
ALGORITHM:	1.	FFFF (hex)> A		
	2.	0> i		
	3.	0> j		
	4.	Di (+) Alow> Alow		
	5.	j + 1> j		
	6.	shr (A)		
	7.	Is there a carry? No: go to 8; Yes: G (+) A> A and continue.		
	8.	Is j = 8? No: go to 5; Yes: continue		
	9.	i+1>i		
	10.	Is i = N? No: go to 3; Yes: continue		
	11.	A> CRC		

Table B–2: CRC-16 ALGORITHM

B.2.1 SUPPORTED FUNCTION CODES

Modbus[®] officially defines function codes from 1 to 127 though only a small subset is generally needed. The relay supports some of these functions, as summarized in the following table. Subsequent sections describe each function code in detail.

FUNCTION CODE		MODBUS DEFINITION	GE MULTILIN DEFINITION
HEX	DEC		
03	3	Read Holding Registers	Read Actual Values or Settings
04	4	Read Holding Registers	Read Actual Values or Settings
05	5	Force Single Coil	Execute Operation
06	6	Preset Single Register	Store Single Setting
10	16	Preset Multiple Registers	Store Multiple Settings

B.2.2 READ ACTUAL VALUES OR SETTINGS (FUNCTION CODE 03/04H)

This function code allows the master to read one or more consecutive data registers (actual values or settings) from a relay. Data registers are always 16 bit (two byte) values transmitted with high order byte first. The maximum number of registers that can be read in a single packet is 125. See the Modbus Memory Map table for exact details on the data registers.

Since some PLC implementations of Modbus[®] only support one of function codes 03h and 04h, the relay interpretation allows either function code to be used for reading one or more consecutive data registers. The data starting address will determine the type of data being read. Function codes 03h and 04h are therefore identical.

The following table shows the format of the master and slave packets. The example shows a master device requesting 3 register values starting at address 4050h from slave device 11h (17 decimal); the slave device responds with the values 40, 300, and 0 from registers 4050h, 4051h, and 4052h, respectively.

MASTER TRANSMISSION		
PACKET FORMAT	EXAMPLE (HEX)	
SLAVE ADDRESS	11	
FUNCTION CODE	04	
DATA STARTING ADDRESS - high	40	
DATA STARTING ADDRESS - low	50	
NUMBER OF REGISTERS - high	00	
NUMBER OF REGISTERS - low	03	
CRC - low	A7	
CRC - high	4A	

Table B-3: MASTER AND SLAVE DEVICE PACKET TRANSMISSION EXAMPLE

SLAVE RESPONSE	
PACKET FORMAT	EXAMPLE (HEX)
SLAVE ADDRESS	11
FUNCTION CODE	04
BYTE COUNT	06
DATA #1 - high	00
DATA #1 - low	28
DATA #2 - high	01
DATA #2 - low	2C
DATA #3 - high	00
DATA #3 - low	00
CRC - low	0D
CRC - high	60

R

B.2.3 EXECUTE OPERATION (FUNCTION CODE 05H)

This function code allows the master to perform various operations in the relay. Available operations are shown in the *Summary of Operation Codes* table below.

The following table shows the format of the master and slave packets. The example shows a master device requesting the slave device 11h (17 decimal) to perform a reset. The high and low code value bytes always have the values "FF" and "00" respectively and are a remnant of the original Modbus[®] definition of this function code.

Table B-4: MASTER AND SLAVE DEVICE PACKET TRANSMISSION EXAMPLE

MASTER TRANSMISSION		SLAVE RESPONSE	
PACKET FORMAT	EXAMPLE (HEX)	PACKET FORMAT	EXAMPLE (HEX)
SLAVE ADDRESS	11	SLAVE ADDRESS	11
FUNCTION CODE	05	FUNCTION CODE	05
OPERATION CODE - high	00	OPERATION CODE - high	00
OPERATION CODE - low	01	OPERATION CODE - low	01
CODE VALUE - high	FF	CODE VALUE - high	FF
CODE VALUE - low	00	CODE VALUE - low	00
CRC - low	DF	CRC - low	DF
CRC - high	6A	CRC - high	6A

Table B-5: SUMMARY OF OPERATION CODES FOR FUNCTION 05H

OPERATION CODE (HEX)	DEFINITION	DESCRIPTION
0000	NO OPERATION	Does not do anything.
0001	RESET	Performs the same function as the faceplate RESET key.
0005	CLEAR EVENT RECORDS	Performs the same function as the faceplate CLEAR EVENT RECORDS menu command.
0006	CLEAR OSCILLOGRAPHY	Clears all oscillography records.
1000 to 103F	VIRTUAL IN 1 to 64 ON/OFF	Sets the states of Virtual Inputs 1 to 64 either "ON" or "OFF".

B.2.4 STORE SINGLE SETTING (FUNCTION CODE 06H)

This function code allows the master to modify the contents of a single setting register in an relay. Setting registers are always 16 bit (two byte) values transmitted high order byte first. The following table shows the format of the master and slave packets. The example shows a master device storing the value 200 at memory map address 4051h to slave device 11h (17 dec).

Table B-6: MASTER AND SLAVE DEVICE PACKET TRANSMISSION EXAMPLE

MASTER TRANSMISSION		SLAVE RESPONSE	
PACKET FORMAT	EXAMPLE (HEX)	PACKET FORMAT	EXAMPLE (HEX)
SLAVE ADDRESS	11	SLAVE ADDRESS	11
FUNCTION CODE	06	FUNCTION CODE	06
DATA STARTING ADDRESS - high	40	DATA STARTING ADDRESS - high	40
DATA STARTING ADDRESS - low	51	DATA STARTING ADDRESS - low	51
DATA - high	00	DATA - high	00
DATA - low	C8	DATA - low	C8
CRC - low	CE	CRC - low	CE
CRC - high	DD	CRC - high	DD

B

B.2.5 STORE MULTIPLE SETTINGS (FUNCTION CODE 10H)

This function code allows the master to modify the contents of a one or more consecutive setting registers in a relay. Setting registers are 16-bit (two byte) values transmitted high order byte first. The maximum number of setting registers that can be stored in a single packet is 60. The following table shows the format of the master and slave packets. The example shows a master device storing the value 200 at memory map address 4051h, and the value 1 at memory map address 4052h to slave device 11h (17 decimal).

Table B-7: MASTER AND SLAVE DEVICE PACKET TRANSMISSION EXAMPLE

MASTER TRANSMISSION		S
PACKET FORMAT	EXAMPLE (HEX)	Ρ
SLAVE ADDRESS	11	S
FUNCTION CODE	10	F
DATA STARTING ADDRESS - hi	40	C
DATA STARTING ADDRESS - Io	51	C
NUMBER OF SETTINGS - hi	00	Ν
NUMBER OF SETTINGS - Io	02	Ν
BYTE COUNT	04	C
DATA #1 - high order byte	00	C
DATA #1 - low order byte	C8	
DATA #2 - high order byte	00	
DATA #2 - low order byte	01	
CRC - low order byte	12	
CRC - high order byte	62	

SLAVE RESPONSE		
PACKET FORMAT	EXMAPLE (HEX)	
SLAVE ADDRESS	11	
FUNCTION CODE	10	
DATA STARTING ADDRESS - hi	40	
DATA STARTING ADDRESS - Io	51	
NUMBER OF SETTINGS - hi	00	
NUMBER OF SETTINGS - Io	02	
CRC - lo	07	
CRC - hi	64	

B.2.6 EXCEPTION RESPONSES

Programming or operation errors usually happen because of illegal data in a packet. These errors result in an exception response from the slave. The slave detecting one of these errors sends a response packet to the master with the high order bit of the function code set to 1.

The following table shows the format of the master and slave packets. The example shows a master device sending the unsupported function code 39h to slave device 11.

MASTER TRANSMISSION		SLAVE RESPONSE	
PACKET FORMAT	EXAMPLE (HEX)	PACKET FORMAT	EXAMPLE (HEX)
SLAVE ADDRESS	11	SLAVE ADDRESS	11
FUNCTION CODE	39	FUNCTION CODE	B9
CRC - low order byte	CD	ERROR CODE	01
CRC - high order byte	F2	CRC - low order byte	93
		CRC - high order byte	95

Table B-8: MASTER AND SLAVE DEVICE PACKET TRANSMISSION EXAMPLE

B.3.1 OBTAINING UR FILES VIA MODBUS

a) **DESCRIPTION**

The UR relay has a generic file transfer facility, meaning that you use the same method to obtain all of the different types of files from the unit. The Modbus registers that implement file transfer are found in the "Modbus File Transfer (Read/Write)" and "Modbus File Transfer (Read Only)" modules, starting at address 3100 in the Modbus Memory Map. To read a file from the UR relay, use the following steps:

- B 1. Write the filename to the "Name of file to read" register using a write multiple registers command. If the name is shorter than 80 characters, you may write only enough registers to include all the text of the filename. Filenames are not case sensitive.
 - 2. Repeatedly read all the registers in "Modbus File Transfer (Read Only)" using a read multiple registers command. It is not necessary to read the entire data block, since the UR relay will remember which was the last register you read. The "position" register is initially zero and thereafter indicates how many bytes (2 times the number of registers) you have read so far. The "size of..." register indicates the number of bytes of data remaining to read, to a maximum of 244.
 - 3. Keep reading until the "size of..." register is smaller than the number of bytes you are transferring. This condition indicates end of file. Discard any bytes you have read beyond the indicated block size.
 - 4. If you need to re-try a block, read only the "size of.." and "block of data", without reading the position. The file pointer is only incremented when you read the position register, so the same data block will be returned as was read in the previous operation. On the next read, check to see if the position is where you expect it to be, and discard the previous block if it is not (this condition would indicate that the UR relay did not process your original read request).

The UR relay retains connection-specific file transfer information, so files may be read simultaneously on multiple Modbus connections.

b) OTHER PROTOCOLS

All the files available via Modbus may also be retrieved using the standard file transfer mechanisms in other protocols (for example, TFTP or MMS).

c) COMTRADE, OSCILLOGRAPHY, AND DATA LOGGER FILES

Oscillography and data logger files are formatted using the COMTRADE file format per IEEE PC37.111 Draft 7c (02 September 1997). The files may be obtained in either text or binary COMTRADE format.

d) READING OSCILLOGRAPHY FILES

Familiarity with the oscillography feature is required to understand the following description. Refer to the Oscillography section in Chapter 5 for additional details.

The Oscillography Number of Triggers register is incremented by one every time a new oscillography file is triggered (captured) and cleared to zero when oscillography data is cleared. When a new trigger occurs, the associated oscillography file is assigned a file identifier number equal to the incremented value of this register; the newest file number is equal to the Oscillography_Number_of_Triggers register. This register can be used to determine if any new data has been captured by periodically reading it to see if the value has changed; if the number has increased then new data is available.

The Oscillography Number of Records register specifies the maximum number of files (and the number of cycles of data per file) that can be stored in memory of the relay. The Oscillography Available Records register specifies the actual number of files that are stored and still available to be read out of the relay.

Writing "Yes" (i.e. the value 1) to the Oscillography Clear Data register clears oscillography data files, clears both the Oscillography Number of Triggers and Oscillography Available Records registers to zero, and sets the Oscillography Last Cleared Date to the present date and time.

To read binary COMTRADE oscillography files, read the following filenames:

OSCnnnn.CFG and OSCnnn.DAT

Replace "nnn" with the desired oscillography trigger number. For ASCII format, use the following file names

OSCAnnnn.CFG and OSCAnnn.DAT

e) READING DATA LOGGER FILES

Familiarity with the data logger feature is required to understand this description. Refer to the Data Logger section of Chapter 5 for details. To read the entire data logger in binary COMTRADE format, read the following files.

datalog.cfg and datalog.dat

To read the entire data logger in ASCII COMTRADE format, read the following files.

dataloga.cfg and dataloga.dat

To limit the range of records to be returned in the COMTRADE files, append the following to the filename before writing it:

- To read from a specific time to the end of the log: <space> startTime
- To read a specific range of records: <space> startTime <space> endTime
- Replace <startTime> and <endTime> with Julian dates (seconds since Jan. 1 1970) as numeric text.

f) READING EVENT RECORDER FILES

To read the entire event recorder contents in ASCII format (the only available format), use the following filename:

EVT.TXT

To read from a specific record to the end of the log, use the following filename:

EVTnnn.TXT (replace nnn with the desired starting record number)

To read from a specific record to another specific record, use the following filename:

EVT.TXT XXXXX YYYYY (replace XXXXX with the starting record number and YYYYY with the ending record number)

g) READING FAULT REPORT FILES

Fault report data has been available via the L90 file retrieval mechanism since UR firmware version 2.00. The file name is faultReport#####.htm. The ##### refers to the fault report record number. The fault report number is a counter that indicates how many fault reports have ever occurred. The counter rolls over at a value of 65535. Only the last ten fault reports are available for retrieval; a request for a non-existent fault report file will yield a null file. The current value fault report counter is available in "Number of Fault Reports" Modbus register at location 0x3020.

For example, if 14 fault reports have occurred then the files faultReport5.htm, faultReport6.htm, up to faultReport14.htm are available to be read. The expected use of this feature has an external master periodically polling the "Number of Fault Reports' register. If the value changes, then the master reads all the new files.

The contents of the file is in standard HTML notation and can be viewed via any commercial browser.

B.3.2 MODBUS PASSWORD OPERATION

The COMMAND password is set up at memory location 4000. Storing a value of "0" removes COMMAND password protection. When reading the password setting, the encrypted value (zero if no password is set) is returned. COMMAND security is required to change the COMMAND password. Similarly, the SETTING password is set up at memory location 4002. These are the same settings and encrypted values found in the **SETTINGS** \Rightarrow **PRODUCT SETUP** \Rightarrow **PASSWORD SECURITY** menu via the keypad. Enabling password security for the faceplate display will also enable it for Modbus, and vice-versa.

To gain COMMAND level security access, the COMMAND password must be entered at memory location 4008. To gain SETTING level security access, the SETTING password must be entered at memory location 400A. The entered SETTING password must match the current SETTING password setting, or must be zero, to change settings or download firmware.

COMMAND and SETTING passwords each have a 30-minute timer. Each timer starts when you enter the particular password, and is re-started whenever you "use" it. For example, writing a setting re-starts the SETTING password timer and writing a command register or forcing a coil re-starts the COMMAND password timer. The value read at memory location 4010 can be used to confirm whether a COMMAND password is enabled or disabled (0 for Disabled). The value read at memory location 4011 can be used to confirm whether a SETTING password is enabled or disabled.

COMMAND or SETTING password security access is restricted to the particular port or particular TCP/IP connection on which the entry was made. Passwords must be entered when accessing the relay through other ports or connections, and the passwords must be re-entered after disconnecting and re-connecting on TCP/IP.

B

B.4.1 MODBUS MEMORY MAP

Table B-9: MODBUS MEMORY MAP (Sheet 1 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
Product I	nformation (Read Only)					
0000	UR Product Type	0 to 65535		1	F001	0
0002	Product Version	0 to 655.35		0.01	F001	1
Product I	nformation (Read Only Written by Factory)		1			
0010	Serial Number				F203	"0"
0020	Manufacturing Date	0 to 4294967295		1	F050	0
0022	Modification Number	0 to 65535		1	F001	0
0040	Order Code				F204	"Order Code x"
0090	Ethernet MAC Address				F072	0
0093	Reserved (13 items)				F001	0
00A0	CPU Module Serial Number				F203	(none)
00B0	CPU Supplier Serial Number				F203	(none)
00C0	Ethernet Sub Module Serial Number (8 items)				F203	(none)
Self Test	Targets (Read Only)					
0200	Self Test States (2 items)	0 to 4294967295	0	1	F143	0
Front Par	nel (Read Only)					
0204	LED Column <i>n</i> State, $n = 1$ to 10 (10 items)	0 to 65535		1	F501	0
0220	Display Message				F204	(none)
0248	Last Key Pressed	0 to 47		1	F530	0 (None)
Keypress	Emulation (Read/Write)					
0280	Simulated keypress write zero before each keystroke	0 to 42		1	F190	0 (No key use between real keys)
Virtual In	put Commands (Read/Write Command) (64 modules)					bottioon rour toyoj
0400	Virtual Input 1 State	0 to 1		1	F108	0 (Off)
0401	Virtual Input 2 State	0 to 1		1	F108	0 (Off)
0402	Virtual Input 3 State	0 to 1		1	F108	0 (Off)
0403	Virtual Input 4 State	0 to 1		1	F108	0 (Off)
0404	Virtual Input 5 State	0 to 1		1	F108	0 (Off)
0405	Virtual Input 6 State	0 to 1		1	F108	0 (Off)
0406	Virtual Input 7 State	0 to 1		1	F108	0 (Off)
0407	Virtual Input 8 State	0 to 1		1	F108	0 (Off)
0408	Virtual Input 9 State	0 to 1		1	F108	0 (Off)
0409	Virtual Input 10 State	0 to 1		1	F108	0 (Off)
040A	Virtual Input 11 State	0 to 1		1	F108	0 (Off)
040B	Virtual Input 12 State	0 to 1		1	F108	0 (Off)
040C	Virtual Input 13 State	0 to 1		1	F108	0 (Off)
040D	Virtual Input 14 State	0 to 1		1	F108	0 (Off)
040E	Virtual Input 15 State	0 to 1		1	F108	0 (Off)
040F	Virtual Input 16 State	0 to 1		1	F108	0 (Off)
0410	Virtual Input 17 State	0 to 1		1	F108	0 (Off)
0411	Virtual Input 18 State	0 to 1		1	F108	0 (Off)
0412	Virtual Input 19 State	0 to 1		1	F108	0 (Off)
0413	Virtual Input 20 State	0 to 1		1	F108	0 (Off)
0414	Virtual Input 21 State	0 to 1		1	F108	0 (Off)
0415	Virtual Input 22 State	0 to 1		1	F108	0 (Off)
0416	Virtual Input 23 State	0 to 1		1	F108	0 (Off)
0417	Virtual Input 24 State	0 to 1		1	F108	0 (Off)
0418	Virtual Input 25 State	0 to 1		1	F108	0 (Off)
0419	Virtual Input 26 State	0 to 1		1	F108	0 (Off)
	Virtual Innut 07 Otata	0 to 1		4	E400	0 (0#)
041A	Virtual Input 27 State	0 10 1		1	F108	0 (Off)

Table B-9: MODBUS MEMORY MAP (Sheet 2 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
041C	Virtual Input 29 State	0 to 1		1	F108	0 (Off)
041D	Virtual Input 30 State	0 to 1		1	F108	0 (Off)
041E	Virtual Input 31 State	0 to 1		1	F108	0 (Off)
041F	Virtual Input 32 State	0 to 1		1	F108	0 (Off)
0420	Virtual Input 33 State	0 to 1		1	F108	0 (Off)
0421	Virtual Input 34 State	0 to 1		1	F108	0 (Off)
0422	Virtual Input 35 State	0 to 1		1	F108	0 (Off)
0423	Virtual Input 36 State	0 to 1		1	F108	0 (Off)
0424	Virtual Input 37 State	0 to 1		1	F108	0 (Off)
0425	Virtual Input 38 State	0 to 1		1	F108	0 (Off)
0426	Virtual Input 39 State	0 to 1		1	F108	0 (Off)
0427	Virtual Input 40 State	0 to 1		1	F108	0 (Off)
0428	Virtual Input 41 State	0 to 1		1	F108	0 (Off)
0429	Virtual Input 42 State	0 to 1		1	F108	0 (Off)
042A	Virtual Input 43 State	0 to 1		1	F108	0 (Off)
042B	Virtual Input 44 State	0 to 1		1	F108	0 (Off)
042C	Virtual Input 45 State	0 to 1		1	F108	0 (Off)
042D	Virtual Input 46 State	0 to 1		1	F108	0 (Off)
042E	Virtual Input 47 State	0 to 1		1	F108	0 (Off)
042F	Virtual Input 48 State	0 to 1		1	F108	0 (Off)
0420	Virtual Input 49 State	0 to 1		1	F108	0 (Off)
0430	Virtual Input 50 State	0 to 1		1	F108	0 (Off)
0431	Virtual Input 51 State				F108	0 (Off)
0432	Virtual Input 51 State	0 to 1		1	F108	0 (Off)
		0 to 1	-	1		
0434	Virtual Input 53 State	0 to 1		1	F108	0 (Off)
0435	Virtual Input 54 State	0 to 1		1	F108	0 (Off)
0436	Virtual Input 55 State	0 to 1		1	F108	0 (Off)
0437	Virtual Input 56 State	0 to 1		1	F108	0 (Off)
0438	Virtual Input 57 State	0 to 1		1	F108	0 (Off)
0439	Virtual Input 58 State	0 to 1		1	F108	0 (Off)
043A	Virtual Input 59 State	0 to 1		1	F108	0 (Off)
043B	Virtual Input 60 State	0 to 1		1	F108	0 (Off)
043C	Virtual Input 61 State	0 to 1		1	F108	0 (Off)
043D	Virtual Input 62 State	0 to 1		1	F108	0 (Off)
043E	Virtual Input 63 State	0 to 1		1	F108	0 (Off)
043F	Virtual Input 64 State	0 to 1		1	F108	0 (Off)
0	ounter States (Read Only Non-Volatile) (8 modules					
0800	Digital Counter 1 Value	-2147483647 to 2147483647		1	F004	0
0802	Digital Counter 1 Frozen	-2147483647 to 2147483647		1	F004	0
0804	Digital Counter 1 Frozen Time Stamp	0 to 4294967295		1	F050	0
0806	Digital Counter 1 Frozen Time Stamp us	0 to 4294967295		1	F003	0
0808	Repeated for Digital Counter 2					
0810	Repeated for Digital Counter 3					
0818	Repeated for Digital Counter 4					
0820	Repeated for Digital Counter 5					
0828	Repeated for Digital Counter 6					
0830	Repeated for Digital Counter 7			1		
0838	Repeated for Digital Counter 8			1		
lexState	es (Read Only)					
0900	FlexState Bits (16 items)	0 to 65535		1	F001	0
					·	
lement	States (Read Only)					

Table B-9: MODBUS MEMORY MAP (Sheet 3 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
User Disp	blays Actuals (Read Only)					
1080	Formatted user-definable displays (16 items)				F200	(none)
Modbus	User Map Actuals (Read Only)		··	•		
1200	User Map Values (256 items)	0 to 65535		1	F001	0
Element	Targets (Read Only)					
14C0	Target Sequence	0 to 65535		1	F001	0
14C1	Number of Targets	0 to 65535		1	F001	0
Element	Targets (Read/Write)					
14C2	Target to Read	0 to 65535		1	F001	0
Element	Targets (Read Only)					
14C3	Target Message				F200	44 39
Digital In	put/Output States (Read Only)					
1500	Contact Input States (6 items)	0 to 65535		1	F500	0
1508	Virtual Input States (8 items)	0 to 65535		1	F500	0
1510	Contact Output States (4 items)	0 to 65535		1	F500	0
1518	Contact Output Current States (4 items)	0 to 65535		1	F500	0
1520	Contact Output Voltage States (4 items)	0 to 65535		1	F500	0
1528	Virtual Output States (6 items)	0 to 65535		1	F500	0
1530	Contact Output Detectors (4 items)	0 to 65535		1	F500	0
Remote I	nput/Output States (Read Only)					
1540	Remote Device 1 States	0 to 65535		1	F500	0
1542	Remote Input States (4 items)	0 to 65535		1	F500	0
1550	Remote Devices Online	0 to 1		1	F126	0 (No)
Remote I	Device Status (Read Only) (16 modules)					
1551	Remote Device 1 StNum	0 to 4294967295		1	F003	0
1553	Remote Device 1 SqNum	0 to 4294967295		1	F003	0
1555	Repeated for Remote Device 2					
1559	Repeated for Remote Device 3					
155D	Repeated for Remote Device 4					
1561	Repeated for Remote Device 5					
1565	Repeated for Remote Device 6					
1569	Repeated for Remote Device 7					
156D	Repeated for Remote Device 8					
1571	Repeated for Remote Device 9					
1575	Repeated for Remote Device 10					
1579	Repeated for Remote Device 11					
157D	Repeated for Remote Device 12					
1581	Repeated for Remote Device 13		-			
1585	Repeated for Remote Device 14					
1589	Repeated for Remote Device 15					
158D	Repeated for Remote Device 16					
-	Direct Input 4 1 States (Read Only)	0 += 4		4	E400	0 (0#)
15A0	Direct Input 1-1 State (8 items)	0 to 1		1	F108	0 (Off)
15A8	Direct Input 1-2 State (8 items)	0 to 1 0 to 65535		1	F108	0 (Off)
15B0 15B1	Direct Input 1 State	0 to 65535		1	F500 F500	0
	Direct Input 2 State Fibre Channel Status (Read/Write)	0 10 00030			F300	U
1610	Ethernet primary fibre channel status	0 to 2		1	F134	0 (Fail)
1610	Ethernet secondary fibre channel status	0 to 2		1	F134 F134	0 (Fail)
	ger Actuals (Read Only)	0102			1 134	U (Fall)
1618	Data logger channel count	0 to 16	channel	1	F001	0
1618	Time of oldest available samples	0 to 4294967295	seconds	1	F001 F050	0
1619 161B	Time of newest available samples	0 to 4294967295	seconds	1	F050	0
161B	Data logger duration	0 to 999.9	days	0.1	F030	0
1010		0 10 333.3	uays	U. I	1001	U

Table B-9: MODBUS MEMORY MAP (Sheet 4 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
L90 Chan	inel Status (Read Only)					
1620	Channel 1 Status	0 to 2		1	F134	1 (OK)
1621	Channel 1 Number of Lost Packets	0 to 65535		1	F001	0
1622	Channel 1 Local Loopback Status	0 to 2		1	F134	2 (n/a)
1623	Channel 1 Remote Loopback Status	0 to 2		1	F134	2 (n/a)
1626	Channel 1 Loop Delay	0 to 200	ms	0.1	F001	0
1627	Channel 2 Status	0 to 2		1	F134	2 (n/a)
1628	Channel 2 Number of Lost Packets	0 to 65535		1	F001	0
1629	Channel 2 Local Loopback Status	0 to 2		1	F134	2 (n/a)
162A	Channel 2 Remote Loopback Status	0 to 2		1	F134	2 (n/a)
162B	Network Status	0 to 2		1	F134	1 (OK)
162E	Channel 2 Loop Delay	0 to 200	ms	0.1	F001	0
162F	Channel PFLL Status	0 to 2		1	F134	1 (OK)
L90 Chan	nel Status Commands (Read/Write Command)			1		(-)
1630	L90 Channel Status Clear	0 to 1		1	F126	0 (No)
	nel Status Actuals (Read/Write Command)					- ()
1638	Channel 1 Asymmetry	-65.535 to 65.535	ms	0.001	F004	0
1638	Channel 2 Asymmetry	-99.999 to 99.999	ms	0.001	F004	0
	urrent (Read Only) (6 modules)			01001	1 00 1	
1800	Source 1 Phase A Current RMS	0 to 999999.999	A	0.001	F060	0
1802	Source 1 Phase B Current RMS	0 to 999999.999	A	0.001	F060	0
1804	Source 1 Phase C Current RMS	0 to 999999.999	A	0.001	F060	0
1806	Source 1 Neutral Current RMS	0 to 999999.999	A	0.001	F060	0
1808	Source 1 Phase A Current Magnitude	0 to 999999.999	A	0.001	F060	0
1808 180A	Source 1 Phase A Current Angle	-359.9 to 0	degrees	0.1	F002	0
180A	Source 1 Phase B Current Magnitude	0 to 999999.999	A	0.001	F060	0
180D	Source 1 Phase B Current Angle	-359.9 to 0	degrees	0.001	F002	0
180E	Source 1 Phase C Current Magnitude	0 to 999999.999	A	0.001	F060	0
1810	Source 1 Phase C Current Angle	-359.9 to 0	degrees	0.001	F002	0
1810	Source 1 Neutral Current Magnitude	0 to 999999.999	A	0.001	F060	0
1813	Source 1 Neutral Current Angle	-359.9 to 0	degrees	0.001	F002	0
1813	Source 1 Ground Current RMS	0 to 999999.999	A	0.001	F060	0
1816	Source 1 Ground Current Magnitude	0 to 999999.999	A	0.001	F060	0
1818	Source 1 Ground Current Angle	-359.9 to 0		0.001	F002	0
1819	-		degrees A	0.001	F002	
1819 181B	Source 1 Zero Sequence Current Magnitude Source 1 Zero Sequence Current Angle	0 to 999999.999 -359.9 to 0		0.001	F060 F002	0
181B	Source 1 Positive Sequence Current Magnitude	0 to 999999.999	degrees A	0.001	F060	0
181C	Source 1 Positive Sequence Current Magnitude	-359.9 to 0			F000	
181E	Source 1 Negative Sequence Current Magnitude		degrees A	0.1	F002	0
1815	Source 1 Negative Sequence Current Magnitude	0 to 999999.999 -359.9 to 0		0.001	F060 F002	0
	Source 1 Differential Ground Current Magnitude	-359.9 to 0 0 to 999999.999	degrees			
1822	5		A	0.001	F060	0
1824	Source 1 Differential Ground Current Angle	-359.9 to 0	degrees	0.1	F002	0
1825	Reserved (27 items)				F001	0
1840	Repeated for Source 2					
1880	Repeated for Source 3					
18C0	Repeated for Source 4					
1900	Repeated for Source 5					
1940	Repeated for Source 6					
	oltage (Read Only) (6 modules)	0.45.000000.000		0.001	Faar	2
1A00	Source 1 Phase AG Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A02	Source 1 Phase BG Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A04	Source 1 Phase CG Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A06	Source 1 Phase AG Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A08	Source 1 Phase AG Voltage Angle	-359.9 to 0	degrees	0.1	F002	0

Table B-9: MODBUS MEMORY MAP (Sheet 5 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
1A09	Source 1 Phase BG Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A0B	Source 1 Phase BG Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
1A0C	Source 1 Phase CG Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A0E	Source 1 Phase CG Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
1A0F	Source 1 Phase AB or AC Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A11	Source 1 Phase BC or BA Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A13	Source 1 Phase CA or CB Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A15	Source 1 Phase AB or AC Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A17	Source 1 Phase AB or AC Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
1A18	Source 1 Phase BC or BA Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A1A	Source 1 Phase BC or BA Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
1A1B	Source 1 Phase CA or CB Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A1D	Source 1 Phase CA or CB Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
1A1E	Source 1 Auxiliary Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A20	Source 1 Auxiliary Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A22	Source 1 Auxiliary Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
1A23	Source 1 Zero Sequence Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A25	Source 1 Zero Sequence Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
1A26	Source 1 Positive Sequence Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A28	Source 1 Positive Sequence Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
1A29	Source 1 Negative Sequence Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A2B	Source 1 Negative Sequence Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
1A2C	Reserved (20 items)				F001	0
1A40	Repeated for Source 2					
1A80	Repeated for Source 3					
1AC0	Repeated for Source 4					
1B00	Repeated for Source 5					
1B40	Repeated for Source 6					
Source P	ower (Read Only) (6 modules)					
1C00	Source 1 Three Phase Real Power	-100000000000 to 100000000000	W	0.001	F060	0
1C02	Source 1 Phase A Real Power	-100000000000 to 100000000000	W	0.001	F060	0
1C04	Source 1 Phase B Real Power	-100000000000 to 100000000000	W	0.001	F060	0
1C06	Source 1 Phase C Real Power	-100000000000 to 100000000000	W	0.001	F060	0
1C08	Source 1 Three Phase Reactive Power	-100000000000 to 100000000000	var	0.001	F060	0
1C0A	Source 1 Phase A Reactive Power	-100000000000 to 100000000000	var	0.001	F060	0
1C0C	Source 1 Phase B Reactive Power	-100000000000 to 100000000000	var	0.001	F060	0
1C0E	Source 1 Phase C Reactive Power	-100000000000 to 100000000000	var	0.001	F060	0
1C10	Source 1 Three Phase Apparent Power	-100000000000 to 100000000000	VA	0.001	F060	0
1C12	Source 1 Phase A Apparent Power	-100000000000 to 100000000000	VA	0.001	F060	0
1C14	Source 1 Phase B Apparent Power	-100000000000 to 100000000000	VA	0.001	F060	0
1C16	Source 1 Phase C Apparent Power	-100000000000 to 100000000000	VA	0.001	F060	0
1C18	Source 1 Three Phase Power Factor	-0.999 to 1		0.001	F013	0
1C19	Source 1 Phase A Power Factor	-0.999 to 1		0.001	F013	0
1C1A	Source 1 Phase B Power Factor	-0.999 to 1		0.001	F013	0
1C1B	Source 1 Phase C Power Factor	-0.999 to 1		0.001	F013	0
1C1C	Reserved (4 items)				F001	0

Table B-9: MODBUS MEMORY MAP (Sheet 6 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
1C20	Repeated for Source 2					
1C40	Repeated for Source 3					
1C60	Repeated for Source 4					
1C80	Repeated for Source 5					
1CA0	Repeated for Source 6					
Source E	Energy (Read Only Non-Volatile) (6 modules)				•	
1D00	Source 1 Positive Watthour	0 to 100000000000	Wh	0.001	F060	0
1D02	Source 1 Negative Watthour	0 to 100000000000	Wh	0.001	F060	0
1D04	Source 1 Positive Varhour	0 to 100000000000	varh	0.001	F060	0
1D06	Source 1 Negative Varhour	0 to 100000000000	varh	0.001	F060	0
1D08	Reserved (8 items)				F001	0
1D10	Repeated for Source 2					
1D20	Repeated for Source 3					
1D30	Repeated for Source 4					
1D40	Repeated for Source 5					
1D50	Repeated for Source 6					
	Commands (Read/Write Command)					
1D60	Energy Clear Command	0 to 1		1	F126	0 (No)
	Frequency (Read Only) (6 modules)	L				- \ -/
1D80	Frequency for Source 1	2.000 to 90.000	Hz	0.001	F003	0
1D81	Frequency for Source 2	2.000 to 90.000	Hz	0.001	F003	0
1D82	Frequency for Source 3	2.000 to 90.000	Hz	0.001	F003	0
1D83	Frequency for Source 4	2.000 to 90.000	Hz	0.001	F003	0
1D84	Frequency for Source 5	2.000 to 90.000	Hz	0.001	F003	0
1D85	Frequency for Source 6	2.000 to 90.000	Hz	0.001	F003	0
	Demand (Read Only) (6 modules)	2.000 10 30.000	112	0.001	1000	0
1E00	Source 1 Demand Ia	0 to 000000 000	٨	0.001	F060	0
		0 to 999999.999	A			
1E02	Source 1 Demand Ib	0 to 999999.999	A	0.001	F060	0
1E04	Source 1 Demand Ic	0 to 999999.999	A	0.001	F060	0
1E06	Source 1 Demand Watt	0 to 999999.999	W	0.001	F060	0
1E08	Source 1 Demand Var	0 to 999999.999	var	0.001	F060	0
1E0A	Source 1 Demand Va	0 to 999999.999	VA	0.001	F060	0
1E0C	Reserved (4 items)				F001	0
1E10	Repeated for Source 2					
1E20	Repeated for Source 3					
1E30	Repeated for Source 4					
1E40	Repeated for Source 5					
1E50	Repeated for Source 6					
	Demand Peaks (Read Only Non-Volatile) (6 modules)	r		1		
1E80	Source 1 Demand Ia Maximum	0 to 999999.999	A	0.001	F060	0
1E82	Source 1 Demand Ia Maximum Date	0 to 4294967295		1	F050	0
1E84	Source 1 Demand Ib Maximum	0 to 999999.999	A	0.001	F060	0
1E86	Source 1 Demand Ib Maximum Date	0 to 4294967295		1	F050	0
1E88	Source 1 Demand Ic Maximum	0 to 999999.999	A	0.001	F060	0
1E8A	Source 1 Demand Ic Maximum Date	0 to 4294967295		1	F050	0
1E8C	Source 1 Demand Watt Maximum	0 to 999999.999	W	0.001	F060	0
1E8E	Source 1 Demand Watt Maximum Date	0 to 4294967295		1	F050	0
1E90	Source 1 Demand Var	0 to 999999.999	var	0.001	F060	0
1E92	Source 1 Demand Var Maximum Date	0 to 4294967295		1	F050	0
1E94	Source 1 Demand Va Maximum	0 to 999999.999	VA	0.001	F060	0
1E96	Source 1 Demand Va Maximum Date	0 to 4294967295		1	F050	0
	Reserved (8 items)				F001	0
1E98	Reserved (o items)					
1E98 1EA0	Repeated for Source 2					

Table B-9: MODBUS MEMORY MAP (Sheet 7 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
1EE0	Repeated for Source 4					
1F00	Repeated for Source 5					
1F20	Repeated for Source 6					
Breaker F	Flashover (Read/Write Setting) (2 modules)					
21A6	Breaker 1 Flashover Function	0 to 1		1	F102	0 (Disabled)
21A7	Breaker 1 Flashover Side 1 Source	0 to 5		1	F167	0 (SRC 1)
21A8	Breaker 1 Flashover Side 2 Source	0 to 6		1	F211	0 (None)
21A9	Breaker 1 Flashover Status Closed A	0 to 65535		1	F300	0
21AA	Breaker 1 Flashover Status Closed B	0 to 65535		1	F300	0
21AB	Breaker 1 Flashover Status Closed C	0 to 65535		1	F300	0
21AC	Breaker 1 Flashover Voltage Pickup Level	0 to 1.5	pu	0.001	F001	850
21AD	Breaker 1 Flashover Voltage Difference Pickup Level	0 to 100000	V	1	F060	1000
21AF	Breaker 1 Flashover Current Pickup Level	0 to 1.5	pu	0.001	F001	600
21B0	Breaker 1 Flashover Pickup Delay	0 to 65.535	S	0.001	F001	100
21B1	Breaker 1 Flashover Supervision Phase A	0 to 65535		1	F300	0
21B2	Breaker 1 Flashover Supervision Phase B	0 to 65535		1	F300	0
21B3	Breaker 1 Flashover Supervision Phase C	0 to 65535		1	F300	0
21B4	Breaker 1 Flashover Block	0 to 65535		1	F300	0
21B5	Breaker 1 Flashover Events	0 to 1		1	F102	0 (Disabled)
21B6	Breaker 1 Flashover Target	0 to 2		1	F109	0 (Self-Reset)
21B7	Reserved (4 items)				F001	0
21BB	Repeated for Breaker 2 Flashover	0 to 99999999	kA ² -cyc	1	F060	0
Breaker A	Arcing Current Actuals (Read Only Non-Volatile) (2 mod	dules)				
21E0	Breaker 1 Arcing Current Phase A	0 to 99999999	kA ² -cyc	1	F060	0
21E2	Breaker 1 Arcing Current Phase B	0 to 99999999	kA ² -cyc	1	F060	0
21E4	Breaker 1 Arcing Current Phase C	0 to 99999999	kA ² -cyc	1	F060	0
21E6	Breaker 1 Operating Time Phase A	0 to 65535	ms	1	F001	0
21E7	Breaker 1 Operating Time Phase B	0 to 65535	ms	1	F001	0
21E8	Breaker 1 Operating Time Phase C	0 to 65535	ms	1	F001	0
21E9	Breaker 1 Operating Time	0 to 65535	ms	1	F001	0
21E6	Repeated for Breaker Arcing Current 2					
	Arcing Current Commands (Read/Write Command) (2 n	nodules)	-	-		
2224	Breaker 1 Arcing Current Clear Command	0 to 1		1	F126	0 (No)
2225	Breaker 2 Arcing Current Clear Command	0 to 1		1	F126	0 (No)
	ds Unauthorized Access (Read/Write Command)				•	
2230	Reset Unauthorized Access	0 to 1		1	F126	0 (No)
	ation (Read Only) (5 modules)	1			i	
2340	Fault 1 Prefault Phase A Current Magnitude	0 to 999999.999	A	0.001	F060	0
2342	Fault 1 Prefault Phase A Current Angle	-359.9 to 0	degrees	0.1	F002	0
2343	Fault 1 Prefault Phase B Current Magnitude	0 to 999999.999	A .	0.001	F060	0
2345	Fault 1 Prefault Phase B Current Angle	-359.9 to 0	degrees	0.1	F002	0
2346	Fault 1 Prefault Phase C Current Magnitude	0 to 999999.999	A	0.001	F060	0
2348	Fault 1 Prefault Phase C Current Angle	-359.9 to 0	degrees	0.1	F002	0
2349	Fault 1 Prefault Phase A Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
234B	Fault 1 Prefault Phase A Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
234C	Fault 1 Prefault Phase B Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
234E	Fault 1 Prefault Phase B Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
234F	Fault 1 Prefault Phase C Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
2351	Fault 1 Prefault Phase C Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
2352	Fault 1 Phase A Current Magnitude	0 to 999999.999	A	0.001	F060	0
2354	Fault 1 Phase A Current Angle	-359.9 to 0	degrees	0.1	F002	0
2355	Fault 1 Phase B Current Magnitude	0 to 999999.999	A	0.001	F060	0
2357	Fault 1 Phase B Current Angle	-359.9 to 0	degrees	0.1	F002	0
2358	Fault 1 Phase C Current Magnitude	0 to 999999.999	A	0.001	F060	0

Table B-9: MODBUS MEMORY MAP (Sheet 8 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
235A	Fault 1 Phase C Current Angle	-359.9 to 0	degrees	0.1	F002	0
235B	Fault 1 Phase A Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
235D	Fault 1 Phase A Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
235E	Fault 1 Phase B Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
2360	Fault 1 Phase B Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
2361	Fault 1 Phase C Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
2363	Fault 1 Phase C Voltage Angle	-359.9 to 0	degrees	0.1	F002	0
2364	Fault 1 Type	0 to 11		1	F148	0 (NA)
2365	Fault 1 Location based on Line length units (km or miles)	-3276.7 to 3276.7		0.1	F002	0
2366	Repeated for Fault 2					
238C	Repeated for Fault 3					
23B2	Repeated for Fault 4					
23D8	Repeated for Fault 5					
	check Actuals (Read Only) (2 modules)					
2400	Synchrocheck 1 Delta Voltage	-100000000000 to	V	1	F060	0
	-,	100000000000	-			-
2402	Synchrocheck 1 Delta Frequency	0 to 655.35	Hz	0.01	F001	0
2403	Synchrocheck 1 Delta Phase	0 to 179.9	degrees	0.1	F001	0
2404	Repeated for Synchrocheck 2					
Autorecl	ose Status (Read Only) (6 modules)					
2410	Autoreclose 1 Count	0 to 65535		1	F001	0
2411	Autoreclose 2 Count	0 to 65535		1	F001	0
2412	Autoreclose 3 Count	0 to 65535		1	F001	0
2413	Autoreclose 4 Count	0 to 65535		1	F001	0
2414	Autoreclose 5 Count	0 to 65535		1	F001	0
2415	Autoreclose 6 Count	0 to 65535		1	F001	0
Current I	Differential (Read Only)					
2480	Local IA Magnitude	0 to 999999.999	А	0.001	F060	0
2482	Local IB Magnitude	0 to 999999.999	А	0.001	F060	0
2404	-				_	
2484	Local IC Magnitude	0 to 999999.999	A	0.001	F060	0
2484	Local IC Magnitude Terminal 1 IA Magnitude	0 to 999999.999 0 to 999999.999	A	0.001	F060 F060	0
	Terminal 1 IA Magnitude					
2486 2488	Terminal 1 IA Magnitude Terminal 1 IB Magnitude	0 to 999999.999 0 to 999999.999	A A	0.001 0.001	F060	0
2486 2488 248A	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude	0 to 999999.999 0 to 999999.999 0 to 999999.999	A A A	0.001 0.001 0.001	F060 F060 F060	0 0 0
2486 2488 248A 248C	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude	0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999	A A A A	0.001 0.001 0.001 0.001	F060 F060 F060 F060	0 0 0 0
2486 2488 248A 248C 248E	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude	0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999	A A A A A	0.001 0.001 0.001 0.001 0.001	F060 F060 F060 F060 F060	0 0 0 0 0
2486 2488 248A 248C 248C 248E 2490	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude	0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999	A A A A A A	0.001 0.001 0.001 0.001 0.001 0.001	F060 F060 F060 F060 F060 F060	0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude	0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999	A A A A A A A	0.001 0.001 0.001 0.001 0.001 0.001 0.001	F060 F060 F060 F060 F060 F060 F060	0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2492	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude	0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999 0 to 999999.999	A A A A A A A A	0.001 0.001 0.001 0.001 0.001 0.001 0.001	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060	0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Differential Current IC Magnitude	0 to 999999.999 0 to 999999.999	A A A A A A A A A	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060	0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2492 2494 2496 2498	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Differential Current IC Magnitude Local IA Angle	0 to 999999.999 0 59.9 to 0	A A A A A A A A A degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060	0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Differential Current IC Magnitude Local IA Angle Local IB Angle	0 to 999999.999 0 59.9 to 0 -359.9 to 0	A A A A A A A A degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F002 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499 2499	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Differential Current IC Magnitude Local IA Angle Local IC Angle	0 to 999999.999 0 59.9 to 0 -359.9 to 0	A A A A A A A A A degrees degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F002 F002 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499 249A 249B	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Differential Current IC Magnitude Local IA Angle Local IC Angle Terminal 1 IA Angle	0 to 999999.999 0 59.9 to 0 -359.9 to 0 -359.9 to 0	A A A A A A A A A degrees degrees degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F062 F002 F002 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499 249A 249B 249A	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Differential Current IC Magnitude Local IA Angle Local IC Angle Terminal 1 IA Angle Terminal 1 IB Angle	0 to 999999.999 0 59.9 to 0 -359.9 to 0 -359.9 to 0 -359.9 to 0	A A A A A A A A A degrees degrees degrees degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F062 F002 F002 F002 F002 F002 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499 2499 249A 249B 249C 249D	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Differential Current IC Magnitude Local IA Angle Local IB Angle Terminal 1 IA Angle Terminal 1 IB Angle Terminal 1 IC Angle	0 to 999999.999 0 59.9 to 0 -359.9 to 0 -359.9 to 0 -359.9 to 0 -359.9 to 0 -359.9 to 0	A A A A A A A A A degrees degrees degrees degrees degrees degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F062 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499 249A 2499 249A 249B 249C 249D 249E	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Differential Current IC Magnitude Local IA Angle Local IC Angle Terminal 1 IA Angle Terminal 1 IC Angle Terminal 1 IC Angle Terminal 1 IC Angle Terminal 2 IA Angle	0 to 999999.999 0 59.9 to 0 -359.9 to 0 -359.9 to 0 -359.9 to 0 -359.9 to 0 -359.9 to 0 -359.9 to 0	A A A A A A A A degrees degrees degrees degrees degrees degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499 249A 249B 249C 249D 249E 249F	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Differential Current IC Magnitude Local IA Angle Local IC Angle Terminal 1 IA Angle Terminal 1 IB Angle Terminal 1 IC Angle Terminal 2 IA Angle Terminal 1 IB Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 3 IB Angle Terminal 4 IB Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IB Angle	0 to 999999.999 0 59.9 to 0 -359.9 to 0	A A A A A A A A A degrees degrees degrees degrees degrees degrees degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499 249A 249B 249B 249C 249D 249E 249F 24A0	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Differential Current IC Magnitude Local IA Angle Local IC Angle Terminal 1 IA Angle Terminal 1 IB Angle Terminal 1 IB Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IB Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IB Angle Terminal 2 IB Angle Terminal 2 IB Angle Terminal 2 IB Angle Terminal 2 IC Angle	0 to 999999.999 0 59.9 to 0 -359.9 to 0	A A A A A A A A A degrees degrees degrees degrees degrees degrees degrees degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499 249A 249B 249B 249C 249E 249F 249F 24A0 24A1	Terminal 1 IA MagnitudeTerminal 1 IB MagnitudeTerminal 1 IC MagnitudeTerminal 2 IA MagnitudeTerminal 2 IB MagnitudeTerminal 2 IC MagnitudeDifferential Current IA MagnitudeDifferential Current IB MagnitudeDifferential Current IC MagnitudeLocal IA AngleLocal IB AngleLocal IC AngleTerminal 1 IA AngleTerminal 1 IB AngleTerminal 2 IA AngleTerminal 1 IC AngleTerminal 2 IA AngleTerminal 2 IA AngleTerminal 2 IA AngleTerminal 2 IA AngleTerminal 2 IA AngleTerminal 2 IA AngleTerminal 2 IA AngleTerminal 2 IC Angl	0 to 999999.999 0 59.9 to 0 -359.9 to 0	A A A A A A A A A degrees degrees degrees degrees degrees degrees degrees degrees degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499 249A 249B 249A 249B 249C 249D 249F 249F 24A0 24A1 24A2	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Differential Current IC Magnitude Local IA Angle Local IA Angle Terminal 1 IA Angle Terminal 1 IC Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IB Angle Terminal 2 IC Angle Differential Current IA Angle Differential Current IA Angle	0 to 999999.999 0 to 99999.999 0 to 99999.999 0 to 99999.999 -359.9 to 0 -359.9 to 0	A A A A A A A A A A degrees degrees degrees degrees degrees degrees degrees degrees degrees degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499 249A 249B 249A 249B 249C 249D 249E 249F 24A0 24A1 24A2 24A3	Terminal 1 IA MagnitudeTerminal 1 IB MagnitudeTerminal 1 IC MagnitudeTerminal 2 IA MagnitudeTerminal 2 IB MagnitudeTerminal 2 IC MagnitudeDifferential Current IA MagnitudeDifferential Current IB MagnitudeDifferential Current IC MagnitudeLocal IA AngleLocal IB AngleLocal IC AngleTerminal 1 IA AngleTerminal 1 IB AngleTerminal 2 IA AngleTerminal 1 IC AngleTerminal 2 IA AngleTerminal 2 IA AngleTerminal 2 IA AngleTerminal 2 IA AngleTerminal 2 IA AngleTerminal 2 IA AngleTerminal 2 IA AngleTerminal 2 IC Angl	0 to 999999.999 0 59.9 to 0 -359.9 to 0	A A A A A A A A A degrees degrees degrees degrees degrees degrees degrees degrees degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F002 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499 249A 249B 249A 249B 249C 249D 249F 249F 24A0 24A1 24A2	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Differential Current IC Magnitude Local IA Angle Local IA Angle Terminal 1 IA Angle Terminal 1 IC Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IB Angle Terminal 2 IC Angle Differential Current IA Angle Differential Current IA Angle	0 to 999999.999 0 to 99999.999 0 to 99999.999 0 to 99999.999 -359.9 to 0 -359.9 to 0	A A A A A A A A A A degrees degrees degrees degrees degrees degrees degrees degrees degrees degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2486 2488 248A 248C 248E 2490 2492 2494 2496 2498 2499 249A 249B 249A 249B 249C 249D 249E 249F 24A0 24A1 24A2 24A3	Terminal 1 IA Magnitude Terminal 1 IB Magnitude Terminal 1 IC Magnitude Terminal 2 IA Magnitude Terminal 2 IB Magnitude Terminal 2 IC Magnitude Terminal 2 IC Magnitude Differential Current IA Magnitude Differential Current IB Magnitude Local IA Angle Local IB Angle Terminal 1 IA Angle Terminal 1 IA Angle Terminal 1 IC Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IA Angle Terminal 2 IB Angle Terminal 2 IC Angle Differential Current IA Angle Differential Current IB Angle Differential Current IB Angle	0 to 999999.999 0 59.9 to 0 -359.9 to 0	A A A A A A A A A A degrees degrees degrees degrees degrees degrees degrees degrees degrees degrees degrees degrees	0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.1 0.	F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F060 F002 F002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Β

Table B-9: MODBUS MEMORY MAP (Sheet 9 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
24AA	Restraint Square Current IA	0 to 999999.999		0.001	F060	0
24AC	Restraint Square Current IB	0 to 999999.999		0.001	F060	0
24AE	Restraint Square Current IC	0 to 999999.999		0.001	F060	0
24B0	Restraint Current IA	0 to 999999.999		0.001	F060	0
24B2	Restraint Current IB	0 to 999999.999		0.001	F060	0
24B4	Restraint Current IC	0 to 999999.999		0.001	F060	0
Expande	d FlexStates (Read Only)					
2B00	FlexStates, one per register (256 items)	0 to 1		1	F108	0 (Off)
Expande	d Digital Input/Output states (Read Only)					× /
2D00	Contact Input States, one per register (96 items)	0 to 1		1	F108	0 (Off)
2D80	Contact Output States, one per register (64 items)	0 to 1		1	F108	0 (Off)
2E00	Virtual Output States, one per register (96 items)	0 to 1		1	F108	0 (Off)
	d Remote Input/Output Status (Read Only)					- (-)
2F00	Remote Device States, one per register (16 items)	0 to 1		1	F155	0 (Offline)
2F80	Remote Input States, one per register (64 items)	0 to 1		1	F108	0 (Off)
	raphy Values (Read Only)	0101			1100	0 (01)
3000	Oscillography Number of Triggers	0 to 65535		1	F001	0
3000	Oscillography Available Records	0 to 65535		1	F001 F001	0
3001	• • •	0 to 40000000		1	F050	0
	Oscillography Last Cleared Date	0 to 65535		1		0
3004	Oscillography Number Of Cycles Per Record	0 10 65535			F001	0
-	raphy Commands (Read/Write Command)	0.1.4		1 4	E 400	0 (1)
3005	Oscillography Force Trigger	0 to 1		1	F126	0 (No)
3011	Oscillography Clear Data	0 to 1		1	F126	0 (No)
	oort Indexing (Read Only Non-Volatile)	1		1		
3020	Number of Fault Reports	0 to 65535		1	F001	0
	oort Actuals (Read Only Non-Volatile) (15 modules)					
3030	Fault Report 1 Time	0 to 4294967295		1	F050	0
3032	Fault Report 2 Time	0 to 4294967295		1	F050	0
3034	Fault Report 3 Time	0 to 4294967295		1	F050	0
3036	Fault Report 4 Time	0 to 4294967295		1	F050	0
3038	Fault Report 5 Time	0 to 4294967295		1	F050	0
303A	Fault Report 6 Time	0 to 4294967295		1	F050	0
303C	Fault Report 7 Time	0 to 4294967295		1	F050	0
303E	Fault Report 8 Time	0 to 4294967295		1	F050	0
3040	Fault Report 9 Time	0 to 4294967295		1	F050	0
3042	Fault Report 10 Time	0 to 4294967295		1	F050	0
3044	Fault Report 11 Time	0 to 4294967295		1	F050	0
3046	Fault Report 12 Time	0 to 4294967295		1	F050	0
3048	Fault Report 13 Time	0 to 4294967295		1	F050	0
304A	Fault Report 14 Time	0 to 4294967295		1	F050	0
304C	Fault Report 15 Time	0 to 4294967295		1	F050	0
Modbus	File Transfer (Read/Write)			2		
3100	Name of file to read				F204	(none)
	File Transfer (Read Only)				. I	. /
3200	Character position of current block within file	0 to 4294967295		1	F003	0
3202	Size of currently-available data block	0 to 65535		1	F001	0
3203	Block of data from requested file (122 items)	0 to 65535		1	F001	0
	corder (Read Only)					Ū
3400	Events Since Last Clear	0 to 4294967295		1	F003	0
3400	Number of Available Events	0 to 4294967295		1	F003	0
3402	Event Recorder Last Cleared Date	0 to 4294967295		1	F050	0
	corder (Read/Write Command)	0 10 4234301233			1000	v
		0 to 1		4	E106	0 (No)
3406	Event Recorder Clear Command	0 to 1		1	F126	0 (No)

Table B-9: MODBUS MEMORY MAP (Sheet 10 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
DCMA In	put Values (Read Only) (24 modules)					
34C0	DCMA Inputs 1 Value	-9999999 to 9999999		1	F004	0
34C2	DCMA Inputs 2 Value	-9999999 to 9999999		1	F004	0
34C4	DCMA Inputs 3 Value	-9999999 to 9999999		1	F004	0
34C6	DCMA Inputs 4 Value	-9999999 to 9999999		1	F004	0
34C8	DCMA Inputs 5 Value	-9999999 to 9999999		1	F004	0
34CA	DCMA Inputs 6 Value	-9999999 to 9999999		1	F004	0
34CC	DCMA Inputs 7 Value	-9999999 to 9999999		1	F004	0
34CE	DCMA Inputs 8 Value	-9999999 to 9999999		1	F004	0
34D0	DCMA Inputs 9 Value	-9999999 to 9999999		1	F004	0
34D2	DCMA Inputs 10 Value	-9999999 to 9999999		1	F004	0
34D4	DCMA Inputs 11 Value	-9999999 to 9999999		1	F004	0
34D6	DCMA Inputs 12 Value	-9999999 to 9999999		1	F004	0
34D8	DCMA Inputs 13 Value	-9999999 to 9999999		1	F004	0
34DA	DCMA Inputs 14 Value	-9999999 to 9999999		1	F004	0
34DC	DCMA Inputs 15 Value	-9999999 to 9999999		1	F004	0
34DE	DCMA Inputs 16 Value	-9999999 to 9999999		1	F004	0
34E0	DCMA Inputs 17 Value	-9999999 to 9999999		1	F004	0
34E2	DCMA Inputs 18 Value	-9999999 to 9999999		1	F004	0
34E4	DCMA Inputs 19 Value	-9999999 to 9999999		1	F004	0
34E6	DCMA Inputs 20 Value	-9999999 to 9999999		1	F004	0
34E8	DCMA Inputs 21 Value	-9999999 to 9999999		1	F004	0
34EA	DCMA Inputs 22 Value	-9999999 to 9999999		1	F004	0
34EC	DCMA Inputs 23 Value	-9999999 to 9999999		1	F004	0
34EE	DCMA Inputs 24 Value	-9999999 to 9999999		1	F004	0
	It Values (Read Only) (48 modules)			· ·		
34F0	RTD Input 1 Value	-32768 to 32767	°C	1	F002	0
34F1	RTD Input 2 Value	-32768 to 32767	°C	1	F002	0
34F2	RTD Input 3 Value	-32768 to 32767	°C	1	F002	0
34F3	RTD Input 4 Value	-32768 to 32767	°C	1	F002	0
34F4	RTD Input 5 Value	-32768 to 32767	°C	1	F002	0
34F5	RTD Input 6 Value	-32768 to 32767	°C	1	F002	0
34F6	RTD Input 7 Value	-32768 to 32767	°C	1	F002	0
34F7	RTD Input 8 Value	-32768 to 32767	°C	1	F002	0
34F8	RTD Input 9 Value	-32768 to 32767	°C	1	F002	0
34F9	RTD Input 10 Value	-32768 to 32767	°C	1	F002	0
34FA	RTD Input 11 Value	-32768 to 32767	°C	1	F002	0
34FB	RTD Input 12 Value	-32768 to 32767	0 ℃		F002	
34FC	RTD Input 12 Value	-32768 to 32767	0 ℃	1	F002	0
34FD	RTD Input 13 Value	-32768 to 32767	°C	1	F002 F002	0
34FD 34FE	RTD Input 14 Value	-32768 to 32767	°C	1	F002 F002	0
34FE 34FF	RTD Input 15 Value	-32768 to 32767	°C	1	F002 F002	0
3466			°C	1	F002 F002	0
	RTD Input 17 Value	-32768 to 32767	°C			
3501	RTD Input 18 Value	-32768 to 32767	°C ℃	1	F002	0
3502	RTD Input 19 Value	-32768 to 32767		1	F002	0
3503	RTD Input 20 Value	-32768 to 32767	°C	1	F002	0
3504	RTD Input 21 Value	-32768 to 32767	°C	1	F002	0
3505	RTD Input 22 Value	-32768 to 32767	°C	1	F002	0
3506	RTD Input 23 Value	-32768 to 32767	°C	1	F002	0
3507	RTD Input 24 Value	-32768 to 32767	°C	1	F002	0
3508	RTD Input 25 Value	-32768 to 32767	°C	1	F002	0
3509	RTD Input 26 Value	-32768 to 32767	°C	1	F002	0
350A	RTD Input 27 Value	-32768 to 32767	°C	1	F002	0
350B	RTD Input 28 Value	-32768 to 32767	°C	1	F002	0

Table B-9: MODBUS MEMORY MAP (Sheet 11 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
350C	RTD Input 29 Value	-32768 to 32767	°C	1	F002	0
350D	RTD Input 30 Value	-32768 to 32767	°C	1	F002	0
350E	RTD Input 31 Value	-32768 to 32767	°C	1	F002	0
350F	RTD Input 32 Value	-32768 to 32767	°C	1	F002	0
3510	RTD Input 33 Value	-32768 to 32767	°C	1	F002	0
3511	RTD Input 34 Value	-32768 to 32767	°C	1	F002	0
3512	RTD Input 35 Value	-32768 to 32767	°C	1	F002	0
3513	RTD Input 36 Value	-32768 to 32767	°C	1	F002	0
3514	RTD Input 37 Value	-32768 to 32767	°C	1	F002	0
3515	RTD Input 38 Value	-32768 to 32767	°C	1	F002	0
3516	RTD Input 39 Value	-32768 to 32767	°C	1	F002	0
3517	RTD Input 40 Value	-32768 to 32767	°C	1	F002	0
3518	RTD Input 41 Value	-32768 to 32767	°C	1	F002	0
3519	RTD Input 42 Value	-32768 to 32767	°C	1	F002	0
351A	RTD Input 43 Value	-32768 to 32767	°C	1	F002	0
351B	RTD Input 44 Value	-32768 to 32767	°C	1	F002	0
351C	RTD Input 45 Value	-32768 to 32767	°C	1	F002	0
351D	RTD Input 46 Value	-32768 to 32767	°C	1	F002	0
351E	RTD Input 47 Value	-32768 to 32767	°C	1	F002	0
351F	RTD Input 48 Value	-32768 to 32767	°C	1	F002	0
	ds (Read/Write Command)		-	I		
4000	Command Password Setting	0 to 4294967295		1	F003	0
Password	ds (Read/Write Setting)		1		I	
4002	Setting Password Setting	0 to 4294967295		1	F003	0
Password	ds (Read/Write)		1		I	
4008	Command Password Entry	0 to 4294967295		1	F003	0
400A	Setting Password Entry	0 to 4294967295		1	F003	0
Password	ds (Read Only)					
4010	Command Password Status	0 to 1		1	F102	0 (Disabled)
4011	Setting Password Status	0 to 1		1	F102	0 (Disabled)
User Disp	blay Invoke (Read/Write Setting)		1		l	× /
4040	Invoke and Scroll Through User Display Menu Operand	0 to 65535		1	F300	0
LED Test	(Read/Write Setting)			I		-
4048	LED Test Function	0 to 1		1	F102	0 (Disabled)
4049	LED Test Control	0 to 65535		1	F300	0
Preference	ces (Read/Write Setting)			I		
404F	Language	0 to 3		1	F531	0 (English)
	Flash Message Time	0.5 to 10	s	0.1	F001	10
4051	Default Message Timeout	10 to 900	s	1	F001	300
4052	Default Message Intensity	0 to 3		1	F101	0 (25%)
4053	Screen Saver Feature	0 to 1		1	F102	0 (Disabled)
4054	Screen Saver Wait Time	1 to 65535	min	1	F001	30
4055	Current Cutoff Level	0.002 to 0.02	pu	0.001	F001	20
4056	Voltage Cutoff Level	0.1 to 1	V	0.1	F001	10
	ications (Read/Write Setting)					
407E	COM1 minimum response time	0 to 1000	ms	10	F001	0
407F	COM2 minimum response time	0 to 1000	ms	10	F001	0
4080	Modbus Slave Address	1 to 254		1	F001	254
4083	RS485 Com1 Baud Rate	0 to 11		1	F112	8 (115200)
4084	RS485 Com1 Parity	0 to 2		1	F113	0 (None)
4085	RS485 Com2 Baud Rate	0 to 11		1	F112	8 (115200)
4086	RS485 Com2 Parity	0 to 2		1	F113	0 (None)
4087	IP Address	0 to 4294967295		1	F003	56554706
4089	IP Subnet Mask	0 to 4294967295		1	F003	4294966272
4089	IF SUDNET MASK	U TO 4294967295		1	F003	4294966272

Table B-9: MODBUS MEMORY MAP (Sheet 12 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
408B	Gateway IP Address	0 to 4294967295		1	F003	56554497
408D	Network Address NSAP				F074	0
409A	DNP Channel 1 Port	0 to 4		1	F177	0 (None)
409B	DNP Channel 2 Port	0 to 4		1	F177	0 (None)
409C	DNP Address	0 to 65519		1	F001	1
409D	Reserved	0 to 1		1	F001	0
409E	DNP Client Addresses (2 items)	0 to 4294967295		1	F003	0
40A3	TCP Port Number for the Modbus protocol	1 to 65535		1	F001	502
40A4	TCP/UDP Port Number for the DNP Protocol	1 to 65535		1	F001	20000
40A5	TCP Port Number for the HTTP (Web Server) Protocol	1 to 65535		1	F001	80
40A6	Main UDP Port Number for the TFTP Protocol	1 to 65535		1	F001	69
40A7	Data Transfer UDP Port Numbers for the TFTP Protocol (zero means "automatic") (2 items)	0 to 65535		1	F001	0
40A9	DNP Unsolicited Responses Function	0 to 1		1	F102	0 (Disabled)
40AA	DNP Unsolicited Responses Timeout	0 to 60	S	1	F001	5
40AB	DNP Unsolicited Responses Max Retries	1 to 255		1	F001	10
40AC	DNP Unsolicited Responses Destination Address	0 to 65519		1	F001	1
40AD	Ethernet Operation Mode	0 to 1		1	F192	0 (Half-Duplex)
40AE	DNP Current Scale Factor	0 to 8		1	F194	2 (1)
40AF	DNP Voltage Scale Factor	0 to 8		1	F194	2 (1)
40B0	DNP Power Scale Factor	0 to 8		1	F194	2 (1)
40B1	DNP Energy Scale Factor	0 to 8		1	F194	2 (1)
40B2	DNP Other Scale Factor	0 to 8		1	F194	2 (1)
40B3	DNP Current Default Deadband	0 to 65535		1	F001	30000
40B4	DNP Voltage Default Deadband	0 to 65535		1	F001	30000
40B5	DNP Power Default Deadband	0 to 65535		1	F001	30000
40B6	DNP Energy Default Deadband	0 to 65535		1	F001	30000
40B7	DNP Other Default Deadband	0 to 65535		1	F001	30000
40B8	DNP IIN Time Sync Bit Period	1 to 10080	min	1	F001	1440
40B9	DNP Message Fragment Size	30 to 2048		1	F001	240
40BA	DNP Client Address 3	0 to 4294967295		1	F003	0
40BC	DNP Client Address 4	0 to 4294967295		1	F003	0
40BE	DNP Client Address 5	0 to 4294967295		1	F003	0
40C0	DNP Number of Paired Binary Output Control Points	0 to 16		1	F001	0
40C1	Reserved (31 items)	0 to 1		1	F001	0
40E0	TCP Port Number for the IEC 60870-5-104 Protocol	1 to 65535		1	F001	2404
40E1	IEC 60870-5-104 Protocol Function	0 to 1		1	F102	0 (Disabled)
40E2	IEC 60870-5-104 Protocol Common Address of ASDU	0 to 65535		1	F001	0
40E3	IEC 60870-5-104 Protocol Cyclic Data Trans. Period	1 to 65535	s	1	F001	60
40E4	IEC 60870-5-104 Current Default Threshold	0 to 65535		1	F001	30000
40E5	IEC 60870-5-104 Voltage Default Threshold	0 to 65535		1	F001	30000
40E6	IEC 60870-5-104 Power Default Threshold	0 to 65535		1	F001	30000
40E7	IEC 60870-5-104 Energy Default Threshold	0 to 65535		1	F001	30000
40E8	IEC 60870-5-104 Other Default Threshold	0 to 65535		1	F001	30000
40E9	IEC 60870-5-104 Client Address (5 items)	0 to 4294967295		1	F003	0
40FD	IEC 60870-5-104 Communications Reserved (60 items)	0 to 1		1	F001	0
4140	DNP Object 1 Default Variation	1 to 2		1	F001	2
4141	DNP Object 2 Default Variation	1 to 2		1	F001	2
4142	DNP Object 20 Default Variation	0 to 3		1	F523	0 (1)
4143	DNP Object 21 Default Variation	0 to 3		1	F524	0 (1)
4144	DNP Object 22 Default Variation	0 to 3		1	F523	0 (1)
4145	DNP Object 23 Default Variation	0 to 3		1	F523	0 (1)
4146	DNP Object 30 Default Variation	1 to 5		1	F001	1
414n						

Table B-9: MODBUS MEMORY MAP (Sheet 13 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
Simple N	etwork Time Protocol (Read/Write Setting)					
4168	Simple Network Time Protocol (SNTP) Function	0 to 1		1	F102	0 (Disabled)
4169	Simple Network Time Protocol (SNTP) Server IP Address	0 to 4294967295		1	F003	0
416B	Simple Network Time Protocol (SNTP) UDP Port Number	1 to 65535		1	F001	123
Data Log	ger Commands (Read/Write Command)					
4170	Data Logger Clear	0 to 1		1	F126	0 (No)
Data Log	ger (Read/Write Setting)		*			•
4181	Data Logger Channel Settings (16 items)				F600	0
4191	Data Logger Mode	0 to 1		1	F260	0 (continuous)
4192	Data Logger Trigger	0 to 65535		1	F300	0
4193	Data Logger Rate	15 to 3600000	ms	1	F003	60000
Clock (Re	ead/Write Command)		÷		•	
41A0	Real Time Clock Set Time	0 to 235959		1	F050	0
Clock (Re	ead/Write Setting)		÷		•	
41A2	SR Date Format	0 to 4294967295		1	F051	0
41A4	SR Time Format	0 to 4294967295		1	F052	0
41A6	IRIG-B Signal Type	0 to 2		1	F114	0 (None)
41A7	Clock Events Enable / Disable	0 to 1		1	F102	0 (Disabled)
Fault Rep	oort Commands (Read/Write Command)					
41B2	Fault Reports Clear Data Command	0 to 1		1	F126	0 (No)
Oscillogr	aphy (Read/Write Setting)		··			
41C0	Oscillography Number of Records	1 to 64		1	F001	15
41C1	Oscillography Trigger Mode	0 to 1		1	F118	0 (Auto. Overwrite)
41C2	Oscillography Trigger Position	0 to 100	%	1	F001	50
41C3	Oscillography Trigger Source	0 to 65535		1	F300	0
41C4	Oscillography AC Input Waveforms	0 to 4		1	F183	2 (16 samples/cycle)
41D0	Oscillography Analog Channel n (16 items)	0 to 65535		1	F600	0
4200	Oscillography Digital Channel n (63 items)	0 to 65535		1	F300	0
Trip and	Alarm LEDs (Read/Write Setting)		··			
4260	Trip LED Input FlexLogic Operand	0 to 65535		1	F300	0
4261	Alarm LED Input FlexLogic Operand	0 to 65535		1	F300	0
User Prog	grammable LEDs (Read/Write Setting) (48 modules)					
4280	FlexLogic [™] Operand to Activate LED	0 to 65535		1	F300	0
4281	User LED type (latched or self-resetting)	0 to 1		1	F127	1 (Self-Reset)
4282	Repeated for User-Programmable LED 2					
4284	Repeated for User-Programmable LED 3					
4286	Repeated for User-Programmable LED 4					
4288	Repeated for User-Programmable LED 5					
428A	Repeated for User-Programmable LED 6					
428C	Repeated for User-Programmable LED 7					
428E	Repeated for User-Programmable LED 8					
4290	Repeated for User-Programmable LED 9					
4292	Repeated for User-Programmable LED 10					
4294	Repeated for User-Programmable LED 11					
4296	Repeated for User-Programmable LED 12					
4298	Repeated for User-Programmable LED 13					
429A	Repeated for User-Programmable LED 14					
429C	Repeated for User-Programmable LED 15					
429E	Repeated for User-Programmable LED 16					
42A0	Repeated for User-Programmable LED 17					
42A2	Repeated for User-Programmable LED 18					
42A4	Repeated for User-Programmable LED 19					
42A6	Repeated for User-Programmable LED 20					
42A8	Repeated for User-Programmable LED 21					

Table B–9: MODBUS MEMORY MAP (Sheet 14 of 46)

1200	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
42AA	Repeated for User-Programmable LED 22					
42AC	Repeated for User-Programmable LED 23					
42AE	Repeated for User-Programmable LED 24					
42B0	Repeated for User-Programmable LED 25					
42B2	Repeated for User-Programmable LED 26					
42B4	Repeated for User-Programmable LED 27					
42B6	Repeated for User-Programmable LED 28					
42B8	Repeated for User-Programmable LED 29					
42BA	Repeated for User-Programmable LED 30					
42BC	Repeated for User-Programmable LED 31					
42BE	Repeated for User-Programmable LED 32					
42C0	Repeated for User-Programmable LED 33					
42C2	Repeated for User-Programmable LED 34					
42C4	Repeated for User-Programmable LED 35				-	
42C6	Repeated for User-Programmable LED 36					
42C8	Repeated for User-Programmable LED 37				-	
42CA	Repeated for User-Programmable LED 38					
42CC	Repeated for User-Programmable LED 39					
42CE	Repeated for User-Programmable LED 40					
42D0	Repeated for User-Programmable LED 41					
42D2	Repeated for User-Programmable LED 42					
42D4	Repeated for User-Programmable LED 43					
42D6	Repeated for User-Programmable LED 44					
42D8	Repeated for User-Programmable LED 45					
42DA	Repeated for User-Programmable LED 46					
42DC	Repeated for User-Programmable LED 47					
42DE	Repeated for User-Programmable LED 48					
nstallatic	on (Read/Write Setting)					
43E0	Relay Programmed State	0 to 1		1	F133	0 (Not Programmed
43E1	Relay Name				F202	"Relay-1"
Jser Prog	grammable Self Tests (Read/Write Setting)					
4441						
	User Programmable Detect Ring Break Function	0 to 1		1	F102	1 (Enabled)
4442		0 to 1 0 to 1		1	F102 F102	1 (Enabled) 1 (Enabled)
	User Programmable Detect Ring Break Function					. ,
4442	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function	0 to 1		1	F102	1 (Enabled)
4442 4443	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function	0 to 1 0 to 1		1 1	F102 F102	1 (Enabled) 1 (Enabled)
4442 4443 4444	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function	0 to 1 0 to 1 0 to 1		1 1 1	F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled)
4442 4443 4444 4445 4446	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function	0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 0 to 1	 	1 1 1 1	F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled)
4442 4443 4444 4445	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function	0 to 1 0 to 1 0 to 1 0 to 1		1 1 1 1 1	F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled)
4442 4443 4444 4445 4446 4447 4448	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable SNTP Fail Function	0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 0 to 1		1 1 1 1 1 1 1	F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (Enabled)
4442 4443 4444 4445 4446 4447 4448	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable SNTP Fail Function User Programmable SNTP Fail Function	0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 0 to 1		1 1 1 1 1 1 1	F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (Enabled)
4442 4443 4444 4445 4446 4447 4448 CT Settin	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable SNTP Fail Function User Programmable IRIG-B Fail Function gs (Read/Write Setting) (6 modules)	0 to 1 0 to 1		1 1 1 1 1 1 1 1 1	F102 F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (Enabled) 1 (Enabled)
4442 4443 4444 4445 4446 4447 4448 CT Settin 4480	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable SNTP Fail Function User Programmable IRIG-B Fail Function gs (Read/Write Setting) (6 modules) Phase CT 1 Primary Phase CT 1 Secondary	0 to 1 0 to 65000 0 to 1	 A 	1 1 1 1 1 1 1 1	F102 F102 F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (Enabled)
4442 4443 4444 4445 4446 4447 4448 CT Settin 4480 4481 4482	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable SNTP Fail Function User Programmable IRIG-B Fail Function gs (Read/Write Setting) (6 modules) Phase CT 1 Primary Phase CT 1 Secondary Ground CT 1 Primary	0 to 1 0 to 65000 0 to 1 1 to 65000	 A	1 1 1 1 1 1 1 1 1 1 1 1	F102 F102 F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (
4442 4443 4444 4445 4446 4447 4448 CT Settin 4480 4481	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable IRIG-B Fail Function gs (Read/Write Setting) (6 modules) Phase CT 1 Primary Phase CT 1 Primary Ground CT 1 Primary Ground CT 1 Secondary	0 to 1 0 to 65000 0 to 1	 A A	1 1 1 1 1 1 1 1 1 1 1	F102 F102 F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (O (1 A)
4442 4443 4444 4445 4446 4447 4448 CT Settin 4480 4481 4482 4483 4484	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable Battery Fail Function User Programmable IRIG-B Fail Function User Programmable IRIG-B Fail Function Phase CT 1 Primary Phase CT 1 Secondary Ground CT 1 Primary …Repeated for CT Bank 2	0 to 1 0 to 65000 0 to 1 1 to 65000	 A A	1 1 1 1 1 1 1 1 1 1 1 1	F102 F102 F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (
4442 4443 4444 4445 4446 4447 4448 CT Settin 4480 4481 4482 4483 4484 4488	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Battery Fail Function User Programmable Battery Fail Function User Programmable IRIG-B Fail Function gs (Read/Write Setting) (6 modules) Phase CT 1 Primary Phase CT 1 Secondary Ground CT 1 Primary Ground CT 1 SecondaryRepeated for CT Bank 3	0 to 1 0 to 65000 0 to 1 1 to 65000	 A A	1 1 1 1 1 1 1 1 1 1 1 1	F102 F102 F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (
4442 4443 4444 4445 4446 4447 4448 CT Settin 4480 4481 4482 4483 4484 4488 4488	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable SNTP Fail Function User Programmable IRIG-B Fail Function gs (Read/Write Setting) (6 modules) Phase CT 1 Primary Phase CT 1 Secondary Ground CT 1 Primary Ground CT 1 Primary Repeated for CT Bank 2 Repeated for CT Bank 4	0 to 1 0 to 65000 0 to 1 1 to 65000	 A A	1 1 1 1 1 1 1 1 1 1 1 1	F102 F102 F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (O (1 A) 1
4442 4443 4444 4445 4446 4447 4448 CT Settin 4480 4481 4482 4483 4484 4488 4488 4488 4480 4480	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable SNTP Fail Function User Programmable IRIG-B Fail Function gs (Read/Write Setting) (6 modules) Phase CT 1 Primary Phase CT 1 Secondary Ground CT 1 Primary Ground CT 1 Secondary Repeated for CT Bank 2 Repeated for CT Bank 4 Repeated for CT Bank 5	0 to 1 0 to 65000 0 to 1 1 to 65000	 A A	1 1 1 1 1 1 1 1 1 1 1 1	F102 F102 F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (O (1 A) 1
4442 4443 4444 4445 4446 4447 4448 CT Settin 4480 4481 4482 4483 4482 4483 4484 4488 4488 4488	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable SNTP Fail Function User Programmable IRIG-B Fail Function gs (Read/Write Setting) (6 modules) Phase CT 1 Primary Phase CT 1 Secondary Ground CT 1 Secondary Repeated for CT Bank 2 Repeated for CT Bank 4 Repeated for CT Bank 5 Repeated for CT Bank 6	0 to 1 0 to 65000 0 to 1 1 to 65000	 A A	1 1 1 1 1 1 1 1 1 1 1 1	F102 F102 F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (O (1 A) 1
4442 4443 4444 4445 4446 4447 4448 T Settin 4480 4481 4482 4483 4484 4488 4484 4488 4484 4488 4480 4490 449	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable SNTP Fail Function User Programmable IRIG-B Fail Function Be (Read/Write Setting) (6 modules) Phase CT 1 Primary Phase CT 1 Secondary Ground CT 1 Secondary Repeated for CT Bank 2 Repeated for CT Bank 4 Repeated for CT Bank 5 Repeated for CT Bank 6 gs (Read/Write Setting) (3 modules)	0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 1 to 65000 0 to 1 1 to 65000 0 to 1	A A A A A A A A A A		F102 F102 F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (O (1 A) 1 0 (1 A) 0 (1 A)
4442 4443 4444 4445 4446 4447 4448 T Settin 4480 4481 4482 4483 4484 4488 4484 4488 4484 4494 4494	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable SNTP Fail Function User Programmable IRIG-B Fail Function gs (Read/Write Setting) (6 modules) Phase CT 1 Primary Phase CT 1 Secondary Ground CT 1 Primary Ground CT 1 Secondary Repeated for CT Bank 2 Repeated for CT Bank 3 Repeated for CT Bank 4 Repeated for CT Bank 5 Repeated for CT Bank 6 gs (Read/Write Setting) (3 modules) Phase VT 1 Connection	0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 1 to 65000 0 to 1 1 to 65000 0 to 1 0 to 1	A A A A A A A A A A A A A A		F102 F102 F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (O (1 A) 1 0 (1 A) 0 (1 A) 0 (1 A)
4442 4443 4444 4445 4446 4447 4448 CT Settin 4480 4481 4482 4483 4484 4488 4488 4488 4488 4480 4490 4494 CT Settin	User Programmable Detect Ring Break Function User Programmable Direct Device Off Function User Programmable Remote Device Off Function User Programmable Remote Device Off Function User Programmable Primary Ethernet Fail Function User Programmable Secondary Ethernet Fail Function User Programmable Battery Fail Function User Programmable SNTP Fail Function User Programmable IRIG-B Fail Function Be (Read/Write Setting) (6 modules) Phase CT 1 Primary Phase CT 1 Secondary Ground CT 1 Secondary Repeated for CT Bank 2 Repeated for CT Bank 4 Repeated for CT Bank 5 Repeated for CT Bank 6 gs (Read/Write Setting) (3 modules)	0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 0 to 1 1 to 65000 0 to 1 1 to 65000 0 to 1	A A A A A A A A A A		F102 F102 F102 F102 F102 F102 F102 F102	1 (Enabled) 1 (Enabled) 0 (Disabled) 0 (Disabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (Enabled) 1 (O (1 A) 0 (1 A) 0 (1 A)

Table B-9: MODBUS MEMORY MAP (Sheet 15 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
4505	Auxiliary VT 1 Secondary	50 to 240	V	0.1	F001	664
4506	Auxiliary VT 1 Ratio	1 to 24000	:1	1	F060	1
4508	Repeated for VT Bank 2					
4510	Repeated for VT Bank 3					
Source S	Settings (Read/Write Setting) (6 modules)					
4580	Source 1 Name				F206	"SRC 1"
4583	Source 1 Phase CT	0 to 63		1	F400	0
4584	Source 1 Ground CT	0 to 63		1	F400	0
4585	Source 1 Phase VT	0 to 63		1	F400	0
4586	Source 1 Auxiliary VT	0 to 63		1	F400	0
4587	Repeated for Source 2					
458E	Repeated for Source 3					
4595	Repeated for Source 4					
459C	Repeated for Source 5					
45A3	Repeated for Source 6					
Power S	ystem (Read/Write Setting)					
4600	Nominal Frequency	25 to 60	Hz	1	F001	60
4601	Phase Rotation	0 to 1		1	F106	0 (ABC)
4602	Frequency And Phase Reference	0 to 5		1	F167	0 (SRC 1)
4603	Frequency Tracking Function	0 to 1		1	F102	1 (Enabled)
L90 Pow	er System (Read/Write Setting)					
4610	L90 Number of Terminals	2 to 3		1	F001	2
4611	L90 Number of Channels	1 to 2		1	F001	1
4612	Charging Current Compensation	0 to 1		1	F102	0 (Disabled)
4613	Positive Sequence Reactance	0.1 to 65.535	kohms	0.001	F001	100
4614	Zero Sequence Reactance	0.1 to 65.535	kohms	0.001	F001	100
4615	Zero Sequence Current Removal	0 to 1		1	F102	0 (Disabled)
4616	Local Relay ID	0 to 255		1	F001	0
4617	Terminal 1 ID	0 to 255		1	F001	0
4618	Terminal 2 ID	0 to 255		1	F001	0
4619	Channel Asymmetry Compensation	0 to 65535		1	F300	0
461A	Block GPS Time Reference	0 to 65535		1	F300	0
461B	Maximum Channel Asymmetry	0 to 10	ms	0.1	F001	15
461C	Round Trip Time	0 to 10	ms	0.1	F001	15
	Control (Read/Write Setting) (2 modules)	1				
4700	Breaker 1 Function	0 to 1		1	F102	0 (Disabled)
4701	Breaker 1 Name				F206	"Bkr 1"
4704	Breaker 1 Mode	0 to 1		1	F157	0 (3-Pole)
4705	Breaker 1 Open	0 to 65535		1	F300	0
4706	Breaker 1 Close	0 to 65535		1	F300	0
4707	Breaker 1 Phase A 3 Pole	0 to 65535		1	F300	0
4708	Breaker 1 Phase B	0 to 65535		1	F300	0
4709	Breaker 1 Phase C	0 to 65535		1	F300	0
470A	Breaker 1 External Alarm	0 to 65535		1	F300	0
470B	Breaker 1 Alarm Delay	0 to 1000000	S	0.001	F003	0 0 (Dischlad)
470D	Breaker 1 Push Button Control	0 to 1		1	F102	0 (Disabled)
470E	Breaker 1 Manual Close Recall Time	0 to 1000000	S	0.001	F003	0
4710	Breaker 1 Out Of Service	0 to 65535		1	F300	0
4711	Breaker 1 IEC 61850 XCBR.ST.Loc Status operand	0 to 65535		1	F300	0
4712	Reserved (6 items)	0 to 65535	S	1	F001	0
4718	Repeated for Breaker 2			L		
•	check (Read/Write Setting) (2 modules)	0:1		4	E400	0 (Dis. 11))
4780	Synchrocheck 1 Function	0 to 1		1	F102	0 (Disabled)
4781	Synchrocheck 1 V1 Source	0 to 5		1	F167	0 (SRC 1)

Table B-9: MODBUS MEMORY MAP (Sheet 16 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
4782	Synchrocheck 1 V2 Source	0 to 5		1	F167	1 (SRC 2)
4783	Synchrocheck 1 Maximum Voltage Difference	0 to 400000	V	1	F060	10000
4785	Synchrocheck 1 Maximum Angle Difference	0 to 100	degrees	1	F001	30
4786	Synchrocheck 1 Maximum Frequency Difference	0 to 2	Hz	0.01	F001	100
4787	Synchrocheck 1 Dead Source Select	0 to 5		1	F176	1 (LV1 and DV2)
4788	Synchrocheck 1 Dead V1 Maximum Voltage	0 to 1.25	pu	0.01	F001	30
4789	Synchrocheck 1 Dead V2 Maximum Voltage	0 to 1.25	pu	0.01	F001	30
478A	Synchrocheck 1 Live V1 Minimum Voltage	0 to 1.25	pu	0.01	F001	70
478B	Synchrocheck 1 Live V2 Minimum Voltage	0 to 1.25	pu	0.01	F001	70
478C	Synchrocheck 1 Target	0 to 2		1	F109	0 (Self-reset)
478D	Synchrocheck 1 Events	0 to 1		1	F102	0 (Disabled)
478E	Synchrocheck 1 Block	0 to 65535		1	F300	0
478F	Synchrocheck 1 Frequency Hysteresis	0 to 0.1	Hz	0.01	F001	6
4790	Repeated for Synchrocheck 2	0.00011		0.01		ů
	(Read/Write Setting)					
47D0	Demand Current Method	0 to 2		1	F139	0 (Thrm. Exponential)
47D1	Demand Power Method	0 to 2		1	F139	0 (Thrm. Exponential)
47D2	Demand Interval	0 to 5		1	F132	2 (15 MIN)
47D3	Demand Input	0 to 65535		1	F300	0
	(Read/Write Command)	-		-		
47D4	Demand Clear Record	0 to 1		1	F126	0 (No)
Flexcurv	res A and B (Read/Write Settings)					
4800	FlexCurve A (120 items)	0 to 65535	ms	1	F011	0
48F0	FlexCurve B (120 items)	0 to 65535	ms	1	F011	0
Modbus	User Map (Read/Write Setting)					
4A00	Modbus Address Settings for User Map (256 items)	0 to 65535		1	F001	0
User Dis	plays Settings (Read/Write Setting) (16 modules)					
4C00	User-Definable Display 1 Top Line Text				F202	" "
4C0A	User-Definable Display 1 Bottom Line Text				F202	****
4C14	Modbus Addresses of Display 1 Items (5 items)	0 to 65535		1	F001	0
4C19	Reserved (7 items)				F001	0
4C20	Repeated for User-Definable Display 2					
4C40	Repeated for User-Definable Display 3					
4C60	Repeated for User-Definable Display 4					
4C80						
	Repeated for User-Definable Display 5					
	Repeated for User-Definable Display 5 Repeated for User-Definable Display 6					
4CA0	Repeated for User-Definable Display 6					
4CA0 4CC0	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7					
4CA0 4CC0 4CE0	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8					
4CA0 4CC0 4CE0 4D00	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9					
4CA0 4CC0 4CE0 4D00 4D20	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10					
4CA0 4CC0 4CE0 4D00 4D20 4D40	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11					
4CA0 4CC0 4CE0 4D00 4D20 4D20 4D40 4D60	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11 Repeated for User-Definable Display 12					
4CA0 4CC0 4CE0 4D00 4D20 4D20 4D40 4D60 4D80	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11 Repeated for User-Definable Display 12 Repeated for User-Definable Display 13					
4CA0 4CC0 4D00 4D20 4D40 4D40 4D60 4D80 4DA0	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11 Repeated for User-Definable Display 12 Repeated for User-Definable Display 13 Repeated for User-Definable Display 14					
4CA0 4CC0 4D00 4D20 4D20 4D40 4D60 4D80 4DA0 4DA0	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11 Repeated for User-Definable Display 12 Repeated for User-Definable Display 13 Repeated for User-Definable Display 14 Repeated for User-Definable Display 15					
4CA0 4CC0 4D00 4D20 4D40 4D40 4D60 4D80 4DA0	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11 Repeated for User-Definable Display 12 Repeated for User-Definable Display 13 Repeated for User-Definable Display 14					
4CA0 4CC0 4D00 4D20 4D40 4D40 4D60 4D80 4DA0 4DA0 4DC0 4DE0	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11 Repeated for User-Definable Display 12 Repeated for User-Definable Display 13 Repeated for User-Definable Display 13 Repeated for User-Definable Display 14 Repeated for User-Definable Display 15 Repeated for User-Definable Display 16 Repeated for User-Definable Display 16	lules)				
4CA0 4CC0 4D00 4D20 4D40 4D40 4D60 4D80 4DA0 4DA0 4DC0 4DE0	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11 Repeated for User-Definable Display 12 Repeated for User-Definable Display 13 Repeated for User-Definable Display 14 Repeated for User-Definable Display 15 Repeated for User-Definable Display 16	lules)		1	F109	2 (Disabled)
4CA0 4CC0 4D00 4D20 4D40 4D40 4D60 4D80 4DA0 4DC0 4DE0 User Pro	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11 Repeated for User-Definable Display 12 Repeated for User-Definable Display 13 Repeated for User-Definable Display 13 Repeated for User-Definable Display 14 Repeated for User-Definable Display 15 Repeated for User-Definable Display 16 Repeated for User-Definable Display 16			1	F109 F202	2 (Disabled) (none)
4CA0 4CC0 4D00 4D20 4D40 4D40 4D60 4D80 4DA0 4DC0 4DE0 User Pro 4E00	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11 Repeated for User-Definable Display 12 Repeated for User-Definable Display 13 Repeated for User-Definable Display 13 Repeated for User-Definable Display 13 Repeated for User-Definable Display 14 Repeated for User-Definable Display 15 Repeated for User-Definable Display 16 grammable Pushbuttons (Read/Write Setting) (12 mod	0 to 2				, ,
4CA0 4CC0 4D00 4D20 4D40 4D40 4D60 4D80 4DA0 4DC0 4DE0 User Pro 4E00 4E01	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11 Repeated for User-Definable Display 12 Repeated for User-Definable Display 13 Repeated for User-Definable Display 13 Repeated for User-Definable Display 13 Repeated for User-Definable Display 14 Repeated for User-Definable Display 15 Repeated for User-Definable Display 16 grammable Pushbuttons (Read/Write Setting) (12 mod User Programmable Pushbutton 1 Top Line	0 to 2			F202	(none)
4CA0 4CC0 4D00 4D20 4D40 4D40 4D60 4D80 4D80 4D80 4D80 User Pro 4E00 4E01 4E0B	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11 Repeated for User-Definable Display 12 Repeated for User-Definable Display 12 Repeated for User-Definable Display 13 Repeated for User-Definable Display 13 Repeated for User-Definable Display 14 Repeated for User-Definable Display 15 Repeated for User-Definable Display 16 grammable Pushbuttons (Read/Write Setting) (12 mod User Programmable Pushbutton 1 Top Line User Programmable Pushbutton 1 On Text	0 to 2			F202 F202	(none) (none)
4CA0 4CC0 4D00 4D20 4D40 4D40 4D40 4D60 4D80 4D80 4D80 4D80 4D80 4D80 4D80 4E01 4E0B 4E15	Repeated for User-Definable Display 6 Repeated for User-Definable Display 7 Repeated for User-Definable Display 8 Repeated for User-Definable Display 9 Repeated for User-Definable Display 10 Repeated for User-Definable Display 11 Repeated for User-Definable Display 12 Repeated for User-Definable Display 12 Repeated for User-Definable Display 13 Repeated for User-Definable Display 13 Repeated for User-Definable Display 13 Repeated for User-Definable Display 14 Repeated for User-Definable Display 15 Repeated for User-Definable Display 16 grammable Pushbuttons (Read/Write Setting) (12 mod User Programmable Pushbutton 1 Top Line User Programmable Pushbutton 1 On Text User Programmable Pushbutton 1 Of Text	0 to 2			F202 F202 F202	(none) (none) (none)

Table B–9: MODBUS MEMORY MAP (Sheet 17 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
4E22	User Programmable Pushbutton 1 Reserved (2 items)	0 to 65535		1	F001	0
4E24	Repeated for User Programmable Pushbutton 2					
4E48	Repeated for User Programmable Pushbutton 3					
4E6C	Repeated for User Programmable Pushbutton 4					
4E90	Repeated for User Programmable Pushbutton 5					
4EB4	Repeated for User Programmable Pushbutton 6					
4ED8	Repeated for User Programmable Pushbutton 7					
4EFC	Repeated for User Programmable Pushbutton 8					
4F20	Repeated for User Programmable Pushbutton 9					
4F44	Repeated for User Programmable Pushbutton 10					
4F68	Repeated for User Programmable Pushbutton 11					
4F8C	Repeated for User Programmable Pushbutton 12					
Flexlogic	(Read/Write Setting)		l.	l		
5000	FlexLogic [™] Entry (512 items)	0 to 65535		1	F300	16384
	Timers (Read/Write Setting) (32 modules)			1		
5800	FlexLogic™ Timer 1 Type	0 to 2		1	F129	0 (millisecond)
5801	FlexLogic™ Timer 1 Pickup Delay	0 to 60000		1	F001	0
5802	FlexLogic™ Timer 1 Dropout Delay	0 to 60000		1	F001	0
5803	Reserved (5 items)	0 to 65535		1	F001	0
5808	Repeated for FlexLogic [™] Timer 2					-
5810	Repeated for FlexLogic [™] Timer 3					
5818	Repeated for FlexLogic™ Timer 4					
5820	Repeated for FlexLogic [™] Timer 5					
5828	Repeated for FlexLogic [™] Timer 6					
5830	Repeated for FlexLogic [™] Timer 7					
5838	Repeated for FlexLogic [™] Timer 8					
5840	Repeated for FlexLogic [™] Timer 9					
5848	Repeated for FlexLogic™ Timer 10					
5850	Repeated for FlexLogic [™] Timer 11					
5858	Repeated for FlexLogic™ Timer 12					
5860	Repeated for FlexLogic [™] Timer 13					
5868	Repeated for FlexLogic [™] Timer 14					
5870	Repeated for FlexLogic [™] Timer 15					
5878	Repeated for FlexLogic [™] Timer 16					
5880	Repeated for FlexLogic [™] Timer 17					
5888	Repeated for FlexLogic [™] Timer 18					
5890	Repeated for FlexLogic™ Timer 19					
5898	Repeated for FlexLogic [™] Timer 20					
58A0	Repeated for FlexLogic [™] Timer 21		+			
58A8	Repeated for FlexLogic [™] Timer 22		1			
58B0	Repeated for FlexLogic [™] Timer 23		+			
58B8	Repeated for FlexLogic [™] Timer 24					
58C0	Repeated for FlexLogic [™] Timer 25		+			
58C8	Repeated for FlexLogic [™] Timer 26					
58D0	Repeated for FlexLogic [™] Timer 27		<u> </u>			
58D8	Repeated for FlexLogic [™] Timer 28		<u> </u>			
58E0	Repeated for FlexLogic [™] Timer 29					
58E8	Repeated for FlexLogic [™] Timer 30					
58F0	Repeated for FlexLogic [™] Timer 31		<u> </u>			
58F8	Repeated for FlexLogic [™] Timer 32					
	ne Overcurrent (Read/Write Grouped Setting) (6 modul	es)		I		
5900	Phase Time Overcurrent 1 Function	0 to 1		1	F102	0 (Disabled)
5900	Phase Time Overcurrent 1 Signal Source	0 to 1		1	F167	0 (SRC 1)
5902	Phase Time Overcurrent 1 Input	0 to 1		1	F122	0 (Phasor)
0002					1 122	0 (1 110301)

Β

Table B-9: MODBUS MEMORY MAP (Sheet 18 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
5903	Phase Time Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000
5904	Phase Time Overcurrent 1 Curve	0 to 16		1	F103	0 (IEEE Mod Inv
5905	Phase Time Overcurrent 1 Multiplier	0 to 600		0.01	F001	100
5906	Phase Time Overcurrent 1 Reset	0 to 1		1	F104	0 (Instantaneous
5907	Phase Time Overcurrent 1 Voltage Restraint	0 to 1		1	F102	0 (Disabled)
5908	Phase TOC 1 Block For Each Phase (3 items)	0 to 65535		1	F300	0
590B	Phase Time Overcurrent 1 Target	0 to 2		1	F109	0 (Self-reset)
590C	Phase Time Overcurrent 1 Events	0 to 1		1	F102	0 (Disabled)
590D	Reserved (3 items)	0 to 1		1	F001	0
5910	Repeated for Phase Time Overcurrent 2					
5920	Repeated for Phase Time Overcurrent 3					
5930	Repeated for Phase Time Overcurrent 4					
5940	Repeated for Phase Time Overcurrent 5					
5950	Repeated for Phase Time Overcurrent 6					
hase Ins	stantaneous Overcurrent (Read/Write Grouped Setting)	(12 modules)				
5A00	Phase Instantaneous Overcurrent 1 Function	0 to 1		1	F102	0 (Disabled)
5A01	Phase Instantaneous Overcurrent 1 Signal Source	0 to 5		1	F167	0 (SRC 1)
5A02	Phase Instantaneous Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000
5A03	Phase Instantaneous Overcurrent 1 Delay	0 to 600	S	0.01	F001	0
5A04	Phase Instantaneous Overcurrent 1 Reset Delay	0 to 600	s	0.01	F001	0
5A05	Phase IOC1 Block For Each Phase (3 items)	0 to 65535		1	F300	0
5A08	Phase Instantaneous Overcurrent 1 Target	0 to 2		1	F109	0 (Self-reset)
5A09	Phase Instantaneous Overcurrent 1 Events	0 to 1		1	F102	0 (Disabled)
5A0A	Reserved (6 items)	0 to 1		1	F001	0
5A10	Repeated for Phase Instantaneous Overcurrent 2	0.0.1				
5A20	Repeated for Phase Instantaneous Overcurrent 3					
5A30	Repeated for Phase Instantaneous Overcurrent 4					
5A40	Repeated for Phase Instantaneous Overcurrent 5					
5A50	Repeated for Phase Instantaneous Overcurrent 6					
5A60	Repeated for Phase Instantaneous Overcurrent 7					
5A70	Repeated for Phase Instantaneous Overcurrent 8					
5A80						
5A80	Repeated for Phase Instantaneous Overcurrent 9 Repeated for Phase Instantaneous Overcurrent 10					
5A90	Repeated for Phase Instantaneous Overcurrent 11					
5AA0 5AB0						
	Repeated for Phase Instantaneous Overcurrent 12					
	ime Overcurrent (Read/Write Grouped Setting) (6 modu				E 400	0 (Dis shi shi)
5B00	Neutral Time Overcurrent 1 Function	0 to 1		1	F102	0 (Disabled)
5B01	Neutral Time Overcurrent 1 Signal Source	0 to 5		1	F167	0 (SRC 1)
5B02	Neutral Time Overcurrent 1 Input	0 to 1		1	F122	0 (Phasor)
5B03	Neutral Time Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000
5B04	Neutral Time Overcurrent 1 Curve	0 to 16		1	F103	0 (IEEE Mod Inv
5B05	Neutral Time Overcurrent 1 Multiplier	0 to 600		0.01	F001	100
5B06	Neutral Time Overcurrent 1 Reset	0 to 1		1	F104	0 (Instantaneou
5B07	Neutral Time Overcurrent 1 Block	0 to 65535		1	F300	0
5B08	Neutral Time Overcurrent 1 Target	0 to 2		1	F109	0 (Self-reset)
5B09	Neutral Time Overcurrent 1 Events	0 to 1		1	F102	0 (Disabled)
5B0A	Reserved (6 items)	0 to 1		1	F001	0
5B10	Repeated for Neutral Time Overcurrent 2					
5B20	Repeated for Neutral Time Overcurrent 3					
5B30	Repeated for Neutral Time Overcurrent 4					
5B40	Repeated for Neutral Time Overcurrent 5					
	Repeated for Neutral Time Overcurrent 6					
5B50	Repeated for Neutral fille Overcurrent 6					

Table B-9: MODBUS MEMORY MAP (Sheet 19 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
5C01	Neutral Instantaneous Overcurrent 1 Signal Source	0 to 5		1	F167	0 (SRC 1)
5C02	Neutral Instantaneous Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000
5C03	Neutral Instantaneous Overcurrent 1 Delay	0 to 600	S	0.01	F001	0
5C04	Neutral Instantaneous Overcurrent 1 Reset Delay	0 to 600	S	0.01	F001	0
5C05	Neutral Instantaneous Overcurrent 1 Block	0 to 65535		1	F300	0
5C06	Neutral Instantaneous Overcurrent 1 Target	0 to 2		1	F109	0 (Self-reset)
5C07	Neutral Instantaneous Overcurrent 1 Events	0 to 1		1	F102	0 (Disabled)
5C08	Reserved (8 items)	0 to 1		1	F001	0
5C10	Repeated for Neutral Instantaneous Overcurrent 2					
5C20	Repeated for Neutral Instantaneous Overcurrent 3					
5C30	Repeated for Neutral Instantaneous Overcurrent 4					
5C40	Repeated for Neutral Instantaneous Overcurrent 5					
5C50	Repeated for Neutral Instantaneous Overcurrent 6					
5C60	Repeated for Neutral Instantaneous Overcurrent 7					
5C70	Repeated for Neutral Instantaneous Overcurrent 8					
5C80	Repeated for Neutral Instantaneous Overcurrent 9					
5C90	Repeated for Neutral Instantaneous Overcurrent 10					
5CA0	Repeated for Neutral Instantaneous Overcurrent 11					
5CB0	Repeated for Neutral Instantaneous Overcurrent 12					
Ground T	ime Overcurrent (Read/Write Grouped Setting) (6 mod	ules)				
5D00	Ground Time Overcurrent 1 Function	0 to 1		1	F102	0 (Disabled)
5D01	Ground Time Overcurrent 1 Signal Source	0 to 5		1	F167	0 (SRC 1)
5D02	Ground Time Overcurrent 1 Input	0 to 1		1	F122	0 (Phasor)
5D03	Ground Time Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000
5D04	Ground Time Overcurrent 1 Curve	0 to 16		1	F103	0 (IEEE Mod Inv)
5D05	Ground Time Overcurrent 1 Multiplier	0 to 600		0.01	F001	100
5D06	Ground Time Overcurrent 1 Reset	0 to 1		1	F104	0 (Instantaneous)
5D07	Ground Time Overcurrent 1 Block	0 to 65535		1	F300	0
5D08	Ground Time Overcurrent 1 Target	0 to 2		1	F109	0 (Self-reset)
5D09	Ground Time Overcurrent 1 Events	0 to 1		1	F102	0 (Disabled)
5D0A	Reserved (6 items)	0 to 1		1	F001	0
5D10	Repeated for Ground Time Overcurrent 2					
5D20	Repeated for Ground Time Overcurrent 3					
5D30	Repeated for Ground Time Overcurrent 4					
5D40	Repeated for Ground Time Overcurrent 5					
5D50	Repeated for Ground Time Overcurrent 6					
Ground Ir	nstantaneous Overcurrent (Read/Write Grouped Setting	g) (12 modules)				
5E00	Ground Instantaneous Overcurrent 1 Signal Source	0 to 5		1	F167	0 (SRC 1)
5E01	Ground Instantaneous Overcurrent 1 Function	0 to 1		1	F102	0 (Disabled)
5E02	Ground Instantaneous Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000
5E03	Ground Instantaneous Overcurrent 1 Delay	0 to 600	S	0.01	F001	0
5E04	Ground Instantaneous Overcurrent 1 Reset Delay	0 to 600	S	0.01	F001	0
5E05	Ground Instantaneous Overcurrent 1 Block	0 to 65535		1	F300	0
5E06	Ground Instantaneous Overcurrent 1 Target	0 to 2		1	F109	0 (Self-reset)
5E07	Ground Instantaneous Overcurrent 1 Events	0 to 1		1	F102	0 (Disabled)
5E08	Reserved (8 items)	0 to 1		1	F001	0
5E10	Repeated for Ground Instantaneous Overcurrent 2					
5E20	Repeated for Ground Instantaneous Overcurrent 3					
5E30	Repeated for Ground Instantaneous Overcurrent 4					
5E40	Repeated for Ground Instantaneous Overcurrent 5					
5E50	Repeated for Ground Instantaneous Overcurrent 6			l		
5E60	Repeated for Ground Instantaneous Overcurrent 7					
	Repeated for Ground Instantaneous Overcurrent 8			1		
5E70						

Table B-9: MODBUS MEMORY MAP (Sheet 20 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
5E90	Repeated for Ground Instantaneous Overcurrent 10					
5EA0	Repeated for Ground Instantaneous Overcurrent 11					
5EB0	Repeated for Ground Instantaneous Overcurrent 12					
L90 Trip	Logic (Read/Write Grouped Setting)		•			
5EE0	87L Trip Function	0 to 1		1	F102	0 (Disabled)
5EE1	87L Trip Source	0 to 5		1	F167	0 (SRC 1)
5EE2	87L Trip Mode	0 to 1		1	F157	0 (3-Pole)
5EE3	87L Trip Supervision	0 to 65535		1	F300	0
5EE4	87L Trip Force 3 Phase	0 to 65535		1	F300	0
5EE5	87L Trip Seal In	0 to 1		1	F102	0 (Disabled)
5EE6	87L Trip Seal In Pickup	0.2 to 0.8	pu	0.01	F001	20
5EE7	87L Trip Target	0 to 2		1	F109	0 (Self-reset)
5EE8	87L Trip Events	0 to 1		1	F102	0 (Disabled)
Stub Bu	s (Read/Write Grouped Setting)		•			
5F10	Stub Bus Function	0 to 1		1	F102	0 (Disabled)
5F11	Stub Bus Disconnect	0 to 65535		1	F300	0
5F12	Stub Bus Trigger			1	F300	0
5F13	Stub Bus Target	0 to 2		1	F109	0 (Self-reset)
5F14	Stub Bus Events	0 to 1		1	F102	0 (Disabled)
_90 50D	D (Read/Write Grouped Setting)					
5F20	50DD Function	0 to 1		1	F102	0 (Disabled)
5F21	50DD Non Current Supervision	0 to 65535		1	F300	0
5F22	50DD Control Logic	0 to 65535		1	F300	0
5F23	50DD Logic Seal In	0 to 65535		1	F300	0
5F24	50DD Events	0 to 1		1	F102	0 (Disabled)
Setting (Groups (Read/Write Setting)					
5F80	Setting Group for Modbus Comms (0 means group 1)	0 to 5		1	F001	0
5F81	Setting Groups Block	0 to 65535		1	F300	0
5F82	FlexLogic to Activate Groups 2 through 6 (5 items)	0 to 65535		1	F300	0
5F89	Setting Group Function	0 to 1		1	F102	0 (Disabled)
5F8A	Setting Group Events	0 to 1		1	F102	0 (Disabled)
Setting (Groups (Read Only)					
5F8B	Current Setting Group	0 to 5		1	F001	0
Setting (Group Names (Read/Write Setting)		•			
5F8C	Setting Group 1 Name					
					F203	(none)
5494	Setting Group 2 Name				F203 F203	(none) (none)
5494 5F9C	Setting Group 2 Name Setting Group 3 Name					
					F203	(none)
5F9C	Setting Group 3 Name				F203 F203	(none) (none)
5F9C 5FA4	Setting Group 3 Name Setting Group 4 Name				F203 F203 F203	(none) (none) (none)
5F9C 5FA4 5FAC 5FB4	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name		 		F203 F203 F203 F203	(none) (none) (none) (none)
5F9C 5FA4 5FAC 5FB4	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name Setting Group 6 Name		 		F203 F203 F203 F203	(none) (none) (none) (none)
5F9C 5FA4 5FAC 5FB4 Current	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name Setting Group 6 Name Differential 87L (Read/Write Grouped Setting)		 	 	F203 F203 F203 F203 F203	(none) (none) (none) (none) (none)
5F9C 5FA4 5FAC 5FB4 Current 6000	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name Setting Group 6 Name Differential 87L (Read/Write Grouped Setting) 87L Current Differential Function	 0 to 1	 	 1	F203 F203 F203 F203 F203 F203	(none) (none) (none) (none) (none) 0 (Disabled)
5F9C 5FA4 5FAC 5FB4 Current 6000 6001	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name Setting Group 6 Name Differential 87L (Read/Write Grouped Setting) 87L Current Differential Function 87L Current Differential Block	 0 to 1 0 to 65535		 1 1	F203 F203 F203 F203 F203 F203 F102 F300	(none) (none) (none) (none) (none) 0 (Disabled) 0
5F9C 5FA4 5FAC 5FB4 Current 6000 6001 6002	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name Setting Group 6 Name Differential 87L (Read/Write Grouped Setting) 87L Current Differential Function 87L Current Differential Block 87L Current Differential Signal Source 1	 0 to 1 0 to 65535 0 to 5		 1 1 1 1	F203 F203 F203 F203 F203 F203 F102 F102 F102 F107	(none) (none) (none) (none) (none) 0 (Disabled) 0 0 (SRC 1)
5F9C 5FA4 5FAC 5FB4 Current 6000 6001 6002 6003	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name Setting Group 6 Name Differential 87L (Read/Write Grouped Setting) 87L Current Differential Function 87L Current Differential Block 87L Current Differential Signal Source 1 87L Minimum Phase Current Sensitivity	 0 to 1 0 to 65535 0 to 5 0.1 to 4	 pu	 1 1 1 0.01	F203 F203 F203 F203 F203 F203 F102 F300 F167 F001	(none) (none) (none) (none) (none) 0 (Disabled) 0 0 (SRC 1) 20
5F9C 5FA4 5FAC 5FB4 Current 6000 6001 6002 6003 6004	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name Setting Group 6 Name Differential 87L (Read/Write Grouped Setting) 87L Current Differential Function 87L Current Differential Block 87L Current Differential Signal Source 1 87L Minimum Phase Current Sensitivity 87L Current Differential Tap Setting	 0 to 1 0 to 65535 0 to 5 0.1 to 4 0.2 to 5	 pu 	 1 1 1 1 0.01 0.01	F203 F203 F203 F203 F203 F203 F102 F102 F300 F167 F001 F001	(none) (none) (none) (none) (none) 0 (Disabled) 0 0 (SRC 1) 20 100
5F9C 5FA4 5FAC 5FB4 6000 6001 6002 6003 6004 6005	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name Setting Group 6 Name Differential 87L (Read/Write Grouped Setting) 87L Current Differential Function 87L Current Differential Block 87L Current Differential Signal Source 1 87L Current Differential Tap Setting 87L Current Differential Tap Setting 87L Current Differential Phase Percent Restraint 1	 0 to 1 0 to 65535 0 to 5 0.1 to 4 0.2 to 5 1 to 50	 pu pu %	 1 1 1 1 0.01 0.01 1	F203 F203 F203 F203 F203 F102 F102 F300 F167 F001 F001 F001	(none) (none) (none) (none) (none) 0 (Disabled) 0 (SRC 1) 20 100 30
5F9C 5FA4 5FAC 5FB4 Current 6000 6001 6002 6003 6004 6005 6006	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name Setting Group 6 Name Differential 87L (Read/Write Grouped Setting) 87L Current Differential Function 87L Current Differential Block 87L Current Differential Signal Source 1 87L Current Differential Tap Setting 87L Current Differential Tap Setting 87L Current Differential Phase Percent Restraint 1 87L Current Differential Phase Percent Restraint 2	 0 to 1 0 to 65535 0 to 5 0.1 to 4 0.2 to 5 1 to 50 1 to 70	 pu 	 1 1 1 1 0.01 0.01 1 1 1	F203 F203 F203 F203 F203 F102 F300 F167 F001 F001 F001 F001	(none) (none) (none) (none) (none) 0 (Disabled) 0 (Disabled) 0 (SRC 1) 20 100 30 50
5F9C 5FA4 5FAC 5FB4 Current 6000 6001 6002 6003 6004 6005 6006 6007	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name Setting Group 6 Name Differential 87L (Read/Write Grouped Setting) 87L Current Differential Function 87L Current Differential Block 87L Current Differential Signal Source 1 87L Current Differential Signal Source 1 87L Current Differential Tap Setting 87L Current Differential Phase Percent Restraint 1 87L Current Differential Phase Percent Restraint 2 87L Current Differential Phase Dual Slope Breakpoint 87L Current Differential Rest Dual Slope Breakpoint	 0 to 1 0 to 65535 0 to 5 0.1 to 4 0.2 to 5 1 to 50 1 to 70 0 to 20	 pu pu % % 0 %	 1 1 1 1 0.01 0.01 1 1 0.1	F203 F203 F203 F203 F203 F102 F300 F167 F001 F001 F001 F001 F001	(none) (none) (none) (none) (none) 0 (Disabled) 0 0 (SRC 1) 20 100 30 50 10
5F9C 5FA4 5FAC 5FB4 Current 6000 6001 6002 6003 6004 6005 6006 6007 600C	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name Setting Group 6 Name Differential 87L (Read/Write Grouped Setting) 87L Current Differential Function 87L Current Differential Block 87L Current Differential Signal Source 1 87L Current Differential Tap Setting 87L Current Differential Tap Setting 87L Current Differential Phase Percent Restraint 1 87L Current Differential Phase Percent Restraint 2 87L Current Differential Phase Dual Slope Breakpoint	 0 to 1 0 to 65535 0 to 5 0.1 to 4 0.2 to 5 1 to 50 1 to 70 0 to 20 0 to 1	 pu % % % % pu 	 1 1 1 1 0.01 0.01 1 1 0.1 1 1	F203 F203 F203 F203 F203 F102 F300 F167 F001 F001 F001 F001 F001 F102	(none) (none) (none) (none) (none) 0 (Disabled) 0 0 (SRC 1) 20 100 30 50 10 1 (Enabled)
5F9C 5FA4 5FAC 5FB4 Current 6000 6001 6002 6003 6004 6005 6006 6007 600C 600D	Setting Group 3 Name Setting Group 4 Name Setting Group 5 Name Setting Group 6 Name Differential 87L (Read/Write Grouped Setting) 87L Current Differential Function 87L Current Differential Block 87L Current Differential Signal Source 1 87L Current Differential Signal Source 1 87L Current Differential Tap Setting 87L Current Differential Phase Percent Restraint 1 87L Current Differential Phase Percent Restraint 2 87L Current Differential Phase Dual Slope Breakpoint 87L Current Differential Key DTT 87L Current Differential Key DTT	 0 to 1 0 to 65535 0 to 5 0 to 5 0.1 to 4 0.2 to 5 1 to 50 1 to 70 0 to 20 0 to 1 0 to 65535	 pu % % % % pu % 0 %	 1 1 1 1 0.01 0.01 1 1 0.1 1 1 1 1	F203 F203 F203 F203 F203 F102 F300 F167 F001 F001 F001 F001 F001 F102 F300	(none) (none) (none) (none) (none) 0 (Disabled) 0 (SRC 1) 20 100 30 50 10 1 (Enabled) 0

Table B-9: MODBUS MEMORY MAP (Sheet 21 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
6011	87L Current Differential Signal Source 2	0 to 6		1	F211	0 (None)
6012	87L Current Differential Signal Source 3	0 to 6		1	F211	0 (None)
6014	87L Current Differential Signal Source 4	0 to 6		1	F211	0 (None)
Open Pol	e Detect (Read/Write Grouped Setting)					
6040	Open Pole Detect Function	0 to 1		1	F102	0 (Disabled)
6041	Open Pole Detect Block	0 to 65535		1	F300	0
6042	Open Pole Detect A Aux Co	0 to 65535		1	F300	0
6043	Open Pole Detect B Aux Co	0 to 65535		1	F300	0
6044	Open Pole Detect C Aux Co	0 to 65535		1	F300	0
6045	Open Pole Detect Current Source	0 to 5		1	F167	0 (SRC 1)
6046	Open Pole Detect Current Pickup	0.05 to 20	pu	0.01	F001	20
6047	Open Pole Detect Voltage Source	0 to 5		1	F167	0 (SRC 1)
6048	Open Pole Detect Voltage Input	0 to 1		1	F102	0 (Disabled)
6049	Open Pole Detect Pickup Delay	0 to 65.535	S	0.001	F001	60
604A	Open Pole Detect Reset Delay	0 to 65.535	S	0.001	F001	100
604B	Open Pole Detect Target	0 to 2		1	F109	0 (Self-reset)
604C	Open Pole Detect Events	0 to 1		1	F102	0 (Disabled)
604D	Open Pole Detect Broken Co	0 to 1		1	F102	0 (Disabled)
CT Failur	e Detector (Read/Write Setting)					
6120	CT Fail Function	0 to 1		1	F102	0 (Disabled)
6121	CT Fail Block	0 to 65535		1	F300	0
6122	CT Fail Current Source 1	0 to 5		1	F167	0 (SRC 1)
6123	CT Fail Current Pickup 1	0 to 2	pu	0.1	F001	2
6124	CT Fail Current Source 2	0 to 5		1	F167	1 (SRC 2)
6125	CT Fail Current Pickup 2	0 to 2	pu	0.1	F001	2
6126	CT Fail Voltage Source	0 to 5		1	F167	0 (SRC 1)
6127	CT Fail Voltage Pickup	0 to 2	pu	0.01	F001	20
6128	CT Fail Pickup Delay	0 to 65.535	S	0.001	F001	1000
6129	CT Fail Target	0 to 2		1	F109	0 (Self-reset)
612A	CT Fail Events	0 to 1		1	F102	0 (Disabled)
	us Monitor (Read/Write Setting)		1			
6130	Continuous Monitor Function	0 to 1		1	F102	0 (Disabled)
6131	Continuous Monitor I OP	0 to 65535		1	F300	0
6132	Continuous Monitor I Supervision	0 to 65535		1	F300	0
6133	Continuous Monitor V OP	0 to 65535		1	F300	0
6134	Continuous Monitor V Supervision	0 to 65535		1	F300	0
6135	Continuous Monitor Target	0 to 2		1	F109	0 (Self-reset)
6136	Continuous Monitor Events	0 to 1		1	F102	0 (Disabled)
-	Sequence Time Overcurrent (Read/Write Grouped Setti	U , (1 .	E 100	
6300	Negative Sequence Time Overcurrent 1 Function	0 to 1		1	F102	0 (Disabled)
6301	Negative Sequence Time Overcurrent 1 Signal Source	0 to 5		1	F167	0 (SRC 1)
6302	Negative Sequence Time Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000
6303	Negative Sequence Time Overcurrent 1 Curve	0 to 16		1	F103	0 (IEEE Mod Inv)
6304 6305	Negative Sequence Time Overcurrent 1 Multiplier	0 to 600		0.01	F001	100 0 (Instantanasus)
6305 6306	Negative Sequence Time Overcurrent 1 Reset	0 to 1		1	F104	0 (Instantaneous)
6306	Negative Sequence Time Overcurrent 1 Block	0 to 65535		1	F300	°
6307	Negative Sequence Time Overcurrent 1 Target	0 to 2		1	F109	0 (Self-reset)
6308	Negative Sequence Time Overcurrent 1 Events	0 to 1		1	F102	0 (Disabled)
6309 6310	Reserved (7 items)	0 to 1		1	F001	0
6310	Repeated for Negative Sequence Time Overcurrent 2	upod Sotting) (2 modulos)		I		
-	Sequence Instantaneous Overcurrent (Read/Write Grou			1	E102	0 (Disabled)
6400	Negative Sequence Instantaneous OC 1 Function	0 to 1		1	F102	0 (Disabled)
6401 6402	Negative Sequence Instantaneous OC 1 Signal Source	0 to 5		1	F167	0 (SRC 1)
6402	Negative Sequence Instantaneous Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000

Table B–9: MODBUS MEMORY MAP (Sheet 22 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
6403	Negative Sequence Instantaneous Overcurrent 1 Delay	0 to 600	S	0.01	F001	0
6404	Negative Sequence Instantaneous OC 1 Reset Delay	0 to 600	s	0.01	F001	0
6405	Negative Sequence Instantaneous Overcurrent 1 Block	0 to 65535		1	F300	0
6406	Negative Sequence Instantaneous Overcurrent 1 Target	0 to 2		1	F109	0 (Self-reset)
6407	Negative Sequence Instantaneous Overcurrent 1 Events	0 to 1		1	F102	0 (Disabled)
6408	Reserved (8 items)	0 to 1		1	F001	0
6410	Repeated for Negative Sequence Instantaneous OC 2					
Power Sv	ving Detect (Read/Write Grouped Setting)					
65C0	Power Swing Detect Function	0 to 1		1	F102	0 (Disabled)
65C1	Power Swing Detect Source	0 to 5		1	F167	0 (SRC 1)
65C2	Power Swing Detect Mode	0 to 1		1	F513	0 (Two Step)
65C3	Power Swing Detect Supervision	0.05 to 30	pu	0.001	F001	600
65C4	Power Swing Detect Forward Reach	0.1 to 500	ohms	0.01	F001	5000
65C5	Power Swing Detect Forward RCA	40 to 90	degrees	1	F001	75
65C6	Power Swing Detect Reverse Reach	0.1 to 500	ohms	0.01	F001	5000
65C7	Power Swing Detect Reverse RCA	40 to 90	degrees	1	F001	75
65C8	Power Swing Detect Outer Limit Angle	40 to 140		1	F001	120
			degrees			
65C9	Power Swing Detect Middle Limit Angle	40 to 140	degrees	1	F001	90
65CA	Power Swing Detect Inner Limit Angle	40 to 140	degrees	1	F001	60
65CB	Power Swing Detect Delay 1 Pickup	0 to 65.535	S	0.001	F001	30
65CC	Power Swing Detect Delay 1 Reset	0 to 65.535	S	0.001	F001	50
65CD	Power Swing Detect Delay 2 Pickup	0 to 65.535	S	0.001	F001	17
65CE	Power Swing Detect Delay 3 Pickup	0 to 65.535	S	0.001	F001	9
65CF	Power Swing Detect Delay 4 Pickup	0 to 65.535	S	0.001	F001	17
65D0	Power Swing Detect Seal In Delay	0 to 65.535	S	0.001	F001	400
65D1	Power Swing Detect Trip Mode	0 to 1		1	F514	0 (Delayed)
65D2	Power Swing Detect Block	0 to 65535		1	F300	0
65D3	Power Swing Detect Target	0 to 2		1	F109	0 (Self-reset)
65D4	Power Swing Detect Event	0 to 1		1	F102	0 (Disabled)
65D5	Power Swing Detect Shape	0 to 1		1	F085	0 (Mho Shape)
65D6	Power Swing Detect Quad Forward Middle	0.1 to 500	ohms	0.01	F001	6000
65D7	Power Swing Detect Quad Forward Outer	0.1 to 500	ohms	0.01	F001	7000
65D8	Power Swing Detect Quad Reverse Middle	0.1 to 500	ohms	0.01	F001	6000
65D9	Power Swing Detect Quad Reverse Outer	0.1 to 500	ohms	0.01	F001	7000
65DA	Power Swing Detect Outer Right Blinder	0.1 to 500	ohms	0.01	F001	10000
65DB	Power Swing Detect Outer Left Blinder	0.1 to 500	ohms	0.01	F001	10000
65DC	Power Swing Detect Odder Left Blinder				F001	
	5	0.1 to 500	ohms	0.01		10000
65DD	Power Swing Detect Middle Left Blinder	0.1 to 500	ohms	0.01	F001	
65DE	Power Swing Detect Inner Right Blinder	0.1 to 500	ohms	0.01	F001	10000
65DF	Power Swing Detect Inner Left Blinder	0.1 to 500	ohms	0.01	F001	10000
	croachment (Read/Write Grouped Setting)	0 to 1	1	4	F102	0 (Dischlad)
6700		0 to 1		1	F102	0 (Disabled)
6701	Load Encroachment Source	0 to 5		1	F167	0 (SRC 1)
6702	Load Encroachment Minimum Voltage	0 to 3	pu	0.001	F001	250
6703	Load Encroachment Reach	0.02 to 250	ohms	0.01	F001	100
6704	Load Encroachment Angle	5 to 50	degrees	1	F001	30
6705	Load Encroachment Pickup Delay	0 to 65.535	S	0.001	F001	0
6706	Load Encroachment Reset Delay	0 to 65.535	S	0.001	F001	0
6707	Load Encroachment Block	0 to 65535		1	F300	0
6708	Load Encroachment Target	0 to 2		1	F109	0 (Self-reset)
6709	Load Encroachment Events	0 to 1		1	F102	0 (Disabled)
670A	Reserved (6 items)	0 to 65535		1	F001	0
Autoreclo	ose 1P 3P (Read/Write Setting)					
	Autoreclose Mode	0 to 3			F080	0 (1 & 3 Pole)

Table B-9: MODBUS MEMORY MAP (Sheet 23 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
6891	Autoreclose Maximum Number of Shots	1 to 4		1	F001	2
6892	Autoreclose Block Breaker 1	0 to 65535		1	F300	0
6893	Autoreclose Close Time Breaker 1	0 to 655.35	S	0.01	F001	10
6894	Autoreclose Breaker Manual Close	0 to 65535		1	F300	0
6895	Autoreclose Function	0 to 1		1	F102	0 (Disabled)
6896	Autoreclose Block Time Manual Close	0 to 655.35	S	0.01	F001	1000
6897	Autoreclose 1P Initiate	0 to 65535		1	F300	0
6898	Autoreclose 3P Initiate	0 to 65535		1	F300	0
6899	Autoreclose 3P TD Initiate	0 to 65535		1	F300	0
689A	Autoreclose Multi-Phase Fault	0 to 65535		1	F300	0
689B	Autoreclose Breaker 1 Pole Open	0 to 65535		1	F300	0
689C	Autoreclose Breaker 3 Pole Open	0 to 65535		1	F300	0
689D	Autoreclose 3-Pole Dead Time 1	0 to 655.35	S	0.01	F001	50
689E	Autoreclose 3-Pole Dead Time 2	0 to 655.35	s	0.01	F001	120
689F	Autoreclose Extend Dead T1	0 to 65535		1	F300	0
68A0	Autoreclose Dead T1 Extension	0 to 655.35	S	0.01	F001	50
68A1	Autoreclose Reset	0 to 65535		1	F300	0
68A2	Autoreclose Reset Time	0 to 655.35	S	0.01	F001	6000
68A3	Autoreclose Breaker Closed	0 to 65535		1	F300	0
68A4	Autoreclose Block	0 to 65535		1	F300	0
68A5	Autoreclose Pause	0 to 65535		1	F300	0
68A6	Autoreclose Incomplete Sequence Time	0 to 655.35	s	0.01	F001	500
68A7	Autoreclose Block Breaker 2	0 to 65535		1	F300	0
68A8	Autoreclose Close Time Breaker 2	0 to 655.35	s	0.01	F001	10
68A9	Autoreclose Transfer 1 to 2	0 to 1		1	F126	0 (No)
68AA	Autoreclose Transfer 2 to 1	0 to 1		1	F126	0 (No)
68AB	Autoreclose Breaker 1 Fail Option	0 to 1		1	F081	0 (Continue)
68AC	Autoreclose Breaker 2 Fail Option	0 to 1		1	F081	0 (Continue)
68AD	Autoreclose 1P Dead Time	0 to 655.35	s	0.01	F001	100
68AE	Autoreclose Breaker Sequence	0 to 4		1	F082	3 (1 - 2)
68AF	Autoreclose Transfer Time	0 to 655.35	s	0.01	F001	400
68B0	Autoreclose Event	0 to 1		1	F102	0 (Disabled)
68B1	Autoreclose 3P Dead Time 3	0 to 655.35	S	0.01	F001	200
68B2	Autoreclose 3P Dead Time 4	0 to 655.35	s	0.01	F001	400
68B3	Reserved (14 items)				F001	0
Phase Un	dervoltage (Read/Write Grouped Setting) (2 modules)					
7000	Phase Undervoltage 1 Function	0 to 1		1	F102	0 (Disabled)
7001	Phase Undervoltage 1 Signal Source	0 to 5		1	F167	0 (SRC 1)
7002	Phase Undervoltage 1 Pickup	0 to 3	pu	0.001	F001	1000
7003	Phase Undervoltage 1 Curve	0 to 1		1	F111	0 (Definite Time)
7004	Phase Undervoltage 1 Delay	0 to 600	s	0.01	F001	100
7005	Phase Undervoltage 1 Minimum Voltage	0 to 3	pu	0.001	F001	100
7006	Phase Undervoltage 1 Block	0 to 65535		1	F300	0
7007	Phase Undervoltage 1 Target	0 to 2		1	F109	0 (Self-reset)
7008	Phase Undervoltage 1 Events	0 to 1		1	F102	0 (Disabled)
7009	Phase Undervoltage 1 Measurement Mode	0 to 1		1	F186	0 (Phase to Ground)
700A	Reserved (6 items)	0 to 1		1	F001	0
7013	Repeated for Phase Undervoltage 2	0.01		· · ·		Ť
	vervoltage (Read/Write Grouped Setting)	I				
7040	Phase Overvoltage 1 Function	0 to 1		1	F102	0 (Disabled)
7040	Phase Overvoltage 1 Source	0 to 5		1	F167	0 (SRC 1)
7041	Phase Overvoltage 1 Pickup	0 to 3	pu	0.001	F001	1000
	i naso overvolage i i lonap	0.000	pu	0.001	1 001	1000
7043	Phase Overvoltage 1 Delay	0 to 600	S	0.01	F001	100

Table B-9: MODBUS MEMORY MAP (Sheet 24 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
7045	Phase Overvoltage 1 Block	0 to 65535		1	F300	0
7046	Phase Overvoltage 1 Target	0 to 2		1	F109	0 (Self-reset)
7047	Phase Overvoltage 1 Events	0 to 1		1	F102	0 (Disabled)
7048	Reserved (8 items)	0 to 1		1	F001	0
Distance	(Read/Write Grouped Setting)					
7060	Distance Signal Source	0 to 5		1	F167	0 (SRC 1)
7061	Memory Duration	5 to 25	cycles	1	F001	10
7062	Force Self-Polarization	0 to 65535		1	F300	0
7062	Force Memory Polarization	0 to 65535		1	F300	0
Line Picl	kup (Read/Write Grouped Setting)		•			
71F0	Line Pickup Function	0 to 1		1	F102	0 (Disabled)
71F1	Line Pickup Signal Source	0 to 5		1	F167	0 (SRC 1)
71F2	Line Pickup Phase IOC Pickup	0 to 30	pu	0.001	F001	1000
71F3	Line Pickup UV Pickup	0 to 3	pu	0.001	F001	700
71F4	Line End Open Pickup Delay	0 to 65.535	S	0.001	F001	150
71F5	Line End Open Reset Delay	0 to 65.535	S	0.001	F001	90
71F6	Line Pickup OV Pickup Delay	0 to 65.535	S	0.001	F001	40
71F7	Autoreclose Coordination Pickup Delay	0 to 65.535	S	0.001	F001	45
71F8	Autoreclose Coordination Reset Delay	0 to 65.535	s	0.001	F001	5
71F9	Autoreclose Coordination Bypass	0 to 1		1	F102	1 (Enabled)
71FA	Line Pickup Block	0 to 65535		1	F300	0
71FB	Line Pickup Target	0 to 2		1	F109	0 (Self-reset)
71FC	Line Pickup Events	0 to 1		1	F102	0 (Disabled)
71FD	Terminal Open	0 to 65535		1	F300	0
71FE	Autoreclose Accelerate	0 to 65535		1	F300	0
	Failure (Read/Write Grouped Setting) (2 modules)	0.000000			1000	
7200	Breaker Failure 1 Function	0 to 1		1	F102	0 (Disabled)
7201	Breaker Failure 1 Mode	0 to 1		1	F157	0 (3-Pole)
7208	Breaker Failure 1 Source	0 to 1		1	F167	0 (SRC 1)
7209	Breaker Failure 1 Amp Supervision	0 to 1		1	F126	1 (Yes)
7203	Breaker Failure 1 Use Seal-In	0 to 1		1	F126	1 (Yes)
720A	Breaker Failure 1 Three Pole Initiate	0 to 65535		1	F300	0
720B	Breaker Failure 1 Block	0 to 65535		1	F300	0
7200 720D	Breaker Failure 1 Phase Amp Supv Pickup	0.001 to 30	pu	0.001	F001	1050
720E	Breaker Failure 1 Neutral Amp Supv Pickup	0.001 to 30		0.001	F001	1050
720L	Breaker Failure 1 Use Timer 1	0.001 to 30	pu 	1	F126	1 (Yes)
7210	Breaker Failure 1 Timer 1 Pickup	0 to 65.535		0.001	F001	0
7210	Breaker Failure 1 Use Timer 2	0 to 1	S	1	F126	1 (Yes)
		0 to 65.535				0
7212	Breaker Failure 1 Timer 2 Pickup		S 	0.001	F001	-
7213	Breaker Failure 1 Use Timer 3	0 to 1		1	F126	1 (Yes)
7214	Breaker Failure 1 Timer 3 Pickup	0 to 65.535	S	0.001	F001	0
7215	Breaker Failure 1 Breaker Status 1 Phase A/3P	0 to 65535		1	F300	0
7216	Breaker Failure 1 Breaker Status 2 Phase A/3P	0 to 65535		1	F300	0
7217	Breaker Failure 1 Breaker Test On	0 to 65535		1	F300	0
7218	Breaker Failure 1 Phase Amp Hiset Pickup	0.001 to 30	pu	0.001	F001	1050
7219	Breaker Failure 1 Neutral Amp Hiset Pickup	0.001 to 30	pu	0.001	F001	1050
721A	Breaker Failure 1 Phase Amp Loset Pickup	0.001 to 30	pu	0.001	F001	1050
721B	Breaker Failure 1 Neutral Amp Loset Pickup	0.001 to 30	pu	0.001	F001	1050
721C	Breaker Failure 1 Loset Time	0 to 65.535	S	0.001	F001	0
721D	Breaker Failure 1 Trip Dropout Delay	0 to 65.535	S	0.001	F001	0
721E	Breaker Failure 1 Target	0 to 2		1	F109	0 (Self-reset)
721F	Breaker Failure 1 Events	0 to 1		1	F102	0 (Disabled)
7220	Breaker Failure 1 Phase A Initiate	0 to 65535		1	F300	0
7221	Breaker Failure 1 Phase B Initiate	0 to 65535		1	F300	0

Table B-9: MODBUS MEMORY MAP (Sheet 25 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
7222	Breaker Failure 1 Phase C Initiate	0 to 65535		1	F300	0
7223	Breaker Failure 1 Breaker Status 1 Phase B	0 to 65535		1	F300	0
7224	Breaker Failure 1 Breaker Status 1 Phase C	0 to 65535		1	F300	0
7225	Breaker Failure 1 Breaker Status 2 Phase B	0 to 65535		1	F300	0
7226	Breaker Failure 1 Breaker Status 2 Phase C	0 to 65535		1	F300	0
7227	Repeated for Breaker Failure 2					
Phase Dir	rectional Overcurrent (Read/Write Grouped Setting) (2 r	nodules)	•			•
7260	Phase Directional Overcurrent 1 Function	0 to 1		1	F102	0 (Disabled)
7261	Phase Directional Overcurrent 1 Source	0 to 5		1	F167	0 (SRC 1)
7262	Phase Directional Overcurrent 1 Block	0 to 65535		1	F300	0
7263	Phase Directional Overcurrent 1 ECA	0 to 359		1	F001	30
7264	Phase Directional Overcurrent 1 Pol V Threshold	0 to 3	pu	0.001	F001	700
7265	Phase Directional Overcurrent 1 Block Overcurrent	0 to 1		1	F126	0 (No)
7266	Phase Directional Overcurrent 1 Target	0 to 2		1	F109	0 (Self-reset)
7267	Phase Directional Overcurrent 1 Events	0 to 1		1	F102	0 (Disabled)
7268	Reserved (8 items)	0 to 1		1	F001	0
7270	Repeated for Phase Directional Overcurrent 2					
Neutral D	irectional Overcurrent (Read/Write Grouped Setting) (2	modules)				I.
7280	Neutral Directional Overcurrent 1 Function	0 to 1		1	F102	0 (Disabled)
7281	Neutral Directional Overcurrent 1 Source	0 to 5		1	F167	0 (SRC 1)
7282	Neutral Directional Overcurrent 1 Polarizing	0 to 2		1	F230	0 (Voltage)
7283	Neutral Directional Overcurrent 1 Forward ECA	-90 to 90	° Lag	1	F002	75
7284	Neutral Directional Overcurrent 1 Forward Limit Angle	40 to 90	degrees	1	F001	90
7285	Neutral Directional Overcurrent 1 Forward Pickup	0.002 to 30	pu	0.001	F001	50
7286	Neutral Directional Overcurrent 1 Reverse Limit Angle	40 to 90	degrees	1	F001	90
7287	Neutral Directional Overcurrent 1 Reverse Pickup	0.002 to 30	pu	0.001	F001	50
7288	Neutral Directional Overcurrent 1 Target	0 to 2		1	F109	0 (Self-reset)
7289	Neutral Directional Overcurrent 1 Block	0 to 65535		1	F300	0
728A	Neutral Directional Overcurrent 1 Events	0 to 1		1	F102	0 (Disabled)
728B	Neutral Directional Overcurrent 1 Polarizing Voltage	0 to 1		1	F231	0 (Calculated V0)
728C	Neutral Directional Overcurrent 1 Op Current	0 to 1		1	F196	0 (Calculated 3I0)
728D	Neutral Directional Overcurrent 1 Offset	0 to 250	ohms	0.01	F001	0
728E	Neutral Directional Overcurrent 1 Pos Seq Restraint	0 to 0.5		0.001	F001	63
728F	Reserved	0 to 1		1	F001	0
7290	Repeated for Neutral Directional Overcurrent 2					
Negative	Sequence Directional Overcurrent (Read/Write Grouped	d Setting) (2 modules)				
72A0	Negative Sequence Directional Overcurrent 1 Function	0 to 1		1	F102	0 (Disabled)
72A1	Negative Sequence Directional Overcurrent 1 Source	0 to 5		1	F167	0 (SRC 1)
72A2	Negative Sequence Directional Overcurrent 1 Type	0 to 1		1	F179	0 (Neg Sequence)
72A3	Neg Sequence Directional Overcurrent 1 Forward ECA	0 to 90	° Lag	1	F002	75
72A4	Neg Seq Directional Overcurrent 1 Forward Limit Angle	40 to 90	degrees	1	F001	90
72A5	Neg Sequence Directional Overcurrent 1 Forward Pickup	0.05 to 30	pu	0.01	F001	5
72A6	Neg Seq Directional Overcurrent 1 Reverse Limit Angle	40 to 90	degrees	1	F001	90
72A7	Neg Sequence Directional Overcurrent 1 Reverse Pickup	0.05 to 30	pu	0.01	F001	5
72A8	Negative Sequence Directional Overcurrent 1 Target	0 to 2		1	F109	0 (Self-reset)
72A9	Negative Sequence Directional Overcurrent 1 Block	0 to 65535		1	F300	0
72AA	Negative Sequence Directional Overcurrent 1 Events	0 to 1		1	F102	0 (Disabled)
72AB	Negative Sequence Directional Overcurrent 1 Offset	0 to 250	ohms	0.01	F001	0
72AC	Neg Seq Directional Overcurrent 1 Pos Seq Restraint	0 to 0.5		0.001	F001	63
72AD	Reserved (3 items)	0 to 1		1	F001	0
72B0	Repeated for Neg Seq Directional Overcurrent 2		İ			
Breaker A	Arcing Current Settings (Read/Write Setting) (2 modules	5)				
	Breaker 1 Arcing Current Function	0 to 1		1	F102	0 (Disabled)
72C0	Breaker 1 Arcing Current 1 unction	0101		•	1102	0 (Diodbiod)

Table B-9: MODBUS MEMORY MAP (Sheet 26 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
72C2	Breaker 1 Arcing Current Initiate A	0 to 65535		1	F300	0
72C3	Breaker 1 Arcing Current Initiate B	0 to 65535		1	F300	0
72C4	Breaker 1 Arcing Current Initiate C	0 to 65535		1	F300	0
72C5	Breaker 1 Arcing Current Delay	0 to 65.535	S	0.001	F001	0
72C6	Breaker 1 Arcing Current Limit	0 to 50000	kA ² -cyc	1	F001	1000
72C7	Breaker 1 Arcing Current Block	0 to 65535		1	F300	0
72C8	Breaker 1 Arcing Current Target	0 to 2		1	F109	0 (Self-reset)
72C9	Breaker 1 Arcing Current Events	0 to 1		1	F102	0 (Disabled)
72CA	Repeated for Breaker 2 Arcing Current					
72D4	Repeated for Breaker 3 Arcing Current					
72DE	Repeated for Breaker 4 Arcing Current					
DCMA In	puts (Read/Write Setting) (24 modules)					
7300	dcmA Inputs 1 Function	0 to 1		1	F102	0 (Disabled)
7301	dcmA Inputs 1 ID				F205	"DCMA I 1"
7307	Reserved 1 (4 items)	0 to 65535		1	F001	0
730B	dcmA Inputs 1 Units				F206	"mA"
730E	dcmA Inputs 1 Range	0 to 6		1	F173	6 (4 to 20 mA)
730F	dcmA Inputs 1 Minimum Value	-9999.999 to 9999.999		0.001	F004	4000
7311	dcmA Inputs 1 Maximum Value	-9999.999 to 9999.999		0.001	F004	20000
7313	Reserved (5 items)	0 to 65535		1	F001	0
7318	Repeated for dcmA Inputs 2			-		
7330	Repeated for dcmA Inputs 3					
7348	Repeated for dcmA Inputs 4					
7360	Repeated for dcmA Inputs 5					
7378	Repeated for dcmA Inputs 6					
7390	Repeated for dcmA Inputs 7					
73A8	Repeated for dcmA Inputs 8					
73C0	Repeated for dcmA Inputs 9					
73D8	Repeated for dcmA Inputs 10					
73F0	Repeated for dcmA Inputs 10					
7408	Repeated for dcmA Inputs 12					
7400	Repeated for dcmA Inputs 12					
7438	Repeated for dcmA Inputs 13					
7450	Repeated for dcmA Inputs 15					
7468	Repeated for dcmA inputs 15					
7400	Repeated for dcmA inputs 17					
7498	Repeated for dcmA Inputs 17					
7490 74B0						
	Repeated for dcmA Inputs 19					
74C8	Repeated for dcmA Inputs 20					
74E0	Repeated for dcmA Inputs 21					
74F8	Repeated for dcmA Inputs 22					
7510	Repeated for dcmA Inputs 23					
7528	Repeated for dcmA Inputs 24					
	Its (Read/Write Setting) (48 modules)	0 to 1	-	4	E402	0 (Dischier)
7540	RTD Input 1 Function	0 to 1		1	F102	0 (Disabled)
7541	RTD Input 1 ID				F205	"RTD lp 1"
7547	Reserved (4 items)	0 to 65535		1	F001	0 0 (100 Ohm Platinum
754B	RTD Input 1 Type	0 to 3		1	F174	0 (100 Ohm Platinum
754C	Reserved (4 items)	0 to 65535		1	F001	0
7550	Repeated for RTD Input 2					
7560	Repeated for RTD Input 3					
7570	Repeated for RTD Input 4					
7580	Repeated for RTD Input 5					
7590	Repeated for RTD Input 6	1		1		1

Β

Table B-9: MODBUS MEMORY MAP (Sheet 27 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
75A0	Repeated for RTD Input 7					
75B0	Repeated for RTD Input 8					
75C0	Repeated for RTD Input 9					
75D0	Repeated for RTD Input 10					
75E0	Repeated for RTD Input 11					
75F0	Repeated for RTD Input 12					
7600	Repeated for RTD Input 13					
7610	Repeated for RTD Input 14					
7620	Repeated for RTD Input 15					
7630	Repeated for RTD Input 16					
7640	Repeated for RTD Input 17					
7650	Repeated for RTD Input 18					
7660	Repeated for RTD Input 19					
7670	Repeated for RTD Input 20					
7680	Repeated for RTD Input 21					
7690	Repeated for RTD Input 22					
76A0	Repeated for RTD Input 23					
76B0	Repeated for RTD Input 24					
76C0	Repeated for RTD Input 25					
76D0	Repeated for RTD Input 26					
76E0	Repeated for RTD Input 27					
76F0	Repeated for RTD Input 28					
7700	Repeated for RTD Input 29					
7710	Repeated for RTD Input 30					
7720	Repeated for RTD Input 31					
7730	Repeated for RTD Input 32					
7740	Repeated for RTD Input 33					
7750	Repeated for RTD Input 34					
7760	Repeated for RTD Input 35					
7770	Repeated for RTD Input 36					
7780	Repeated for RTD Input 37					
7790	Repeated for RTD Input 38					
77A0	Repeated for RTD Input 39					
77B0	Repeated for RTD Input 40					
77C0	Repeated for RTD Input 41					
77D0	Repeated for RTD Input 42					
77E0	Repeated for RTD Input 43					
77E0	Repeated for RTD Input 44					
7800	Repeated for RTD Input 45					
7810	Repeated for RTD Input 46					
7810	Repeated for RTD Input 47					
7820	Repeated for RTD Input 48					
	hase Distance (Read/Write Grouped Setting)					l
7A20	Phase Distance Zone 2 Function	0 to 1		1	F102	0 (Disabled)
7A20 7A21	Phase Distance Zone 2 Current Supervision	0.05 to 30		0.001	F102 F001	200
7A21 7A22	Phase Distance Zone 2 Reach	0.02 to 500	pu		F001	200
	Phase Distance Zone 2 Reach Phase Distance Zone 2 Direction		ohms	0.01		
7A23		0 to 2	degrees	1	F154	0 (Forward)
7A24	Phase Distance Zone 2 Comparator Limit	30 to 90	degrees	1	F001	90
7A25	Phase Distance Zone 2 Delay	0 to 65.535	S	0.001	F001	0
7A26	Phase Distance Zone 2 Block	0 to 65535		1	F300	0 0 (Salf reset)
7A27	Phase Distance Zone 2 Target	0 to 2		1	F109	0 (Self-reset)
7A28	Phase Distance Zone 2 Events	0 to 1		1	F102	0 (Disabled)
7A29	Phase Distance Zone 2 Shape	0 to 1		1	F120	0 (Mho)
7A2A	Phase Distance Zone 2 RCA	30 to 90	degrees	1	F001	85

Table B-9: MODBUS MEMORY MAP (Sheet 28 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
7A2B	Phase Distance Zone 2 DIR RCA	30 to 90	degrees	1	F001	85
7A2C	Phase Distance Zone 2 DIR Comp Limit	30 to 90	degrees	1	F001	90
7A2D	Phase Distance Zone 2 Quad Right Blinder	0.02 to 500	ohms	0.01	F001	1000
7A2E	Phase Distance Zone 2 Quad Right Blinder RCA	60 to 90	degrees	1	F001	85
7A2F	Phase Distance Zone 2 Quad Left Blinder	0.02 to 500	ohms	0.01	F001	1000
7A30	Phase Distance Zone 2 Quad Left Blinder RCA	60 to 90	degrees	1	F001	85
7A31	Phase Distance Zone 2 Volt Limit	0 to 5	pu	0.001	F001	0
7A32	Phase Distance Zone 2 Transformer Voltage Connection	0 to 12		1	F153	0 (None)
7A33	Phase Distance Zone 2 Transformer Current Connection	0 to 12		1	F153	0 (None)
7A34	Phase Distance Zone 2 Rev Reach	0.02 to 500	ohms	0.01	F001	200
7A35	Phase Distance Zone 2 Rev Reach RCA	30 to 90	degrees	1	F001	85
Backup (Ground Distance (Read/Write Grouped Setting)					
7A40	Ground Distance Zone 2 Function	0 to 1		1	F102	0 (Disabled)
7A41	Ground Distance Zone 2 Current Supervision	0.05 to 30	pu	0.001	F001	200
7A42	Ground Distance Zone 2 Reach	0.02 to 500	ohms	0.01	F001	200
7A43	Ground Distance Zone 2 Direction	0 to 2		1	F154	0 (Forward)
7A44	Ground Distance Zone 2 Comp Limit	30 to 90	degrees	1	F001	90
7A45	Ground Distance Zone 2 Delay	0 to 65.535	S	0.001	F001	0
7A46	Ground Distance Zone 2 Block	0 to 65535		1	F300	0
7A47	Ground Distance Zone 2 Target	0 to 2		1	F109	0 (Self-reset)
7A48	Ground Distance Zone 2 Events	0 to 1		1	F102	0 (Disabled)
7A49	Ground Distance Zone 2 Shape	0 to 1		1	F120	0 (Mho)
7A4A	Ground Distance Zone 2 Z0/Z1 Magnitude	0 to 10		0.01	F001	270
7A4B	Ground Distance Zone 2 Z0/Z1 Angle	-90 to 90	degrees	1	F002	0
7A4C	Ground Distance Zone 2 RCA	30 to 90	degrees	1	F001	85
7A4D	Ground Distance Zone 2 Directional RCA	30 to 90	degrees	1	F001	85
7A4E	Ground Distance Zone 2 Directional Comp Limit	30 to 90	degrees	1	F001	90
7A4F	Ground Distance Zone 2 Quad Right Blinder	0.02 to 500	ohms	0.01	F001	1000
7A50	Ground Distance Zone 2 Quad Right Blinder RCA	60 to 90	degrees	1	F001	85
7A51	Ground Distance Zone 2 Quad Left Blinder	0.02 to 500	ohms	0.01	F001	1000
7A52	Ground Distance Zone 2 Quad Left Blinder RCA	60 to 90	degrees	1	F001	85
7A53	Ground Distance Zone 2 Z0M Z1 Magnitude	0 to 7		0.01	F001	0
7A54	Ground Distance Zone 2 ZOM Z1 Angle	-90 to 90	degrees	1	F002	0
7A55	Ground Distance Zone 2 Volt Level	0 to 5	pu	0.001	F001	0
7A56	Ground Distance Zone 2 Rev Reach	0.02 to 500	ohms	0.01	F001	200
7A57	Ground Distance Zone 2 Rev Reach RCA	30 to 90	degrees	1	F001	85
7A58	Ground Distance Zone 2 POL Current	0 to 1		1	F521	0 (Zero-seq)
7A59	Ground Distance Zone 2 Non-Homogeneous Angle	-40 to 40	degrees	0.1	F002	0
	Overvoltage (Read/Write Grouped Setting) (3 modules)	10 10 10	dogrooo	0.1	1002	Ū
7F00	Neutral Overvoltage 1 Function	0 to 1		1	F102	0 (Disabled)
7F01	Neutral Overvoltage 1 Signal Source	0 to 5		1	F167	0 (SRC 1)
7F02	Neutral Overvoltage 1 Pickup	0 to 3.00	pu	0.001	F001	300
7F03	Neutral Overvoltage 1 Pickup Delay	0 to 600	s pu	0.001	F001	100
7F03	Neutral Overvoltage 1 Reset Delay	0 to 600	s	0.01	F001	100
7F04	Neutral Overvoltage 1 Block	0 to 65535		1	F300	0
7F06						
7F06 7F07	Neutral Overvoltage 1 Target Neutral Overvoltage 1 Events	0 to 2		1	F109	0 (Self-reset) 0 (Disabled)
	5	0 to 1		1	F102	0 (Disabled) 0 (Definite Time)
7F08	Neutral Overvoltage 1 Curves	0 to 3		1	F116	,
7F09	Reserved (8 items)	0 to 65535		1	F001	0
7F10	Repeated for Neutral Overvoltage 2					
7F20	Repeated for Neutral Overvoltage 3					
	Overvoltage (Read/Write Grouped Setting) (3 modules)		_		F 4	
7F30	Auxiliary Overvoltage 1 Function	0 to 1		1	F102	0 (Disabled)
7F31	Auxiliary Overvoltage 1 Signal Source	0 to 5		1	F167	0 (SRC 1)

Table B-9: MODBUS MEMORY MAP (Sheet 29 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
7F32	Auxiliary Overvoltage 1 Pickup	0 to 3	pu	0.001	F001	300
7F33	Auxiliary Overvoltage 1 Pickup Delay	0 to 600	S	0.01	F001	100
7F34	Auxiliary Overvoltage 1 Reset Delay	0 to 600	S	0.01	F001	100
7F35	Auxiliary Overvoltage 1 Block	0 to 65535		1	F300	0
7F36	Auxiliary Overvoltage 1 Target	0 to 2		1	F109	0 (Self-reset)
7F37	Auxiliary Overvoltage 1 Events	0 to 1		1	F102	0 (Disabled)
7F38	Reserved (8 items)	0 to 65535		1	F001	0
7F40	Repeated for Auxiliary Overvoltage 2					
7F50	Repeated for Auxiliary Overvoltage 3					
Auxiliary	Undervoltage (Read/Write Grouped Setting) (3 module	es)				
7F60	Auxiliary Undervoltage 1 Function	0 to 1		1	F102	0 (Disabled)
7F61	Auxiliary Undervoltage 1 Signal Source	0 to 5		1	F167	0 (SRC 1)
7F62	Auxiliary Undervoltage 1 Pickup	0 to 3	pu	0.001	F001	700
7F63	Auxiliary Undervoltage 1 Delay	0 to 600	S	0.01	F001	100
7F64	Auxiliary Undervoltage 1 Curve	0 to 1		1	F111	0 (Definite Time)
7F65	Auxiliary Undervoltage 1 Minimum Voltage	0 to 3	pu	0.001	F001	100
7F66	Auxiliary Undervoltage 1 Block	0 to 65535		1	F300	0
7F67	Auxiliary Undervoltage 1 Target	0 to 2		1	F109	0 (Self-reset)
7F68	Auxiliary Undervoltage 1 Events	0 to 1		1	F102	0 (Disabled)
7F69	Reserved (7 items)	0 to 65535		1	F001	0
7F70	Repeated for Auxiliary Undervoltage 2					
7F80	Repeated for Auxiliary Undervoltage 3					
Frequence	cy (Read Only)					
8000	Tracking Frequency	2 to 90	Hz	0.01	F001	0
FlexState	e Settings (Read/Write Setting)					
8800	FlexState Parameters (256 items)				F300	0
_	ements (Read/Write Setting) (48 modules)			1		
8A00	Digital Element 1 Function	0 to 1		1	F102	0 (Disabled)
8A00 8A01	Digital Element 1 Function Digital Element 1 Name				F203	"Dig Element 1"
8A00 8A01 8A09	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input	 0 to 65535		 1	F203 F300	"Dig Element 1" 0
8A00 8A01 8A09 8A0A	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Pickup Delay	 0 to 65535 0 to 999999.999	 S	 1 0.001	F203 F300 F003	"Dig Element 1" 0 0
8A00 8A01 8A09 8A0A 8A0C	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay	 0 to 65535 0 to 999999.999 0 to 999999.999	 S S	 1 0.001 0.001	F203 F300 F003 F003	"Dig Element 1" 0 0 0
8A00 8A01 8A09 8A0A 8A0A 8A0C 8A0E	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Block	 0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535	 S S 	 1 0.001 0.001 1	F203 F300 F003 F003 F300	"Dig Element 1" 0 0 0 0
8A00 8A01 8A09 8A0A 8A0A 8A0C 8A0E 8A0F	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target	 0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2	 S S 	 1 0.001 0.001 1 1	F203 F300 F003 F003 F300 F109	"Dig Element 1" 0 0 0 0 0 0 0 (Self-reset)
8A00 8A01 8A09 8A0A 8A0A 8A0C 8A0E 8A0F 8A10	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target Digital Element 1 Events	 0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1	 S S 	 1 0.001 0.001 1 1 1	F203 F300 F003 F003 F300 F109 F102	"Dig Element 1" 0 0 0 0 0 0 (Self-reset) 0 (Disabled)
8A00 8A01 8A09 8A0A 8A0C 8A0C 8A0E 8A0F 8A10 8A11	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Events Digital Element 1 Pickup LED	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0C 8A0E 8A0F 8A10 8A11 8A12	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Events Digital Element 1 Pickup LED Reserved (2 items)	 0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1	 S S 	 1 0.001 0.001 1 1 1	F203 F300 F003 F003 F300 F109 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled)
8A00 8A01 8A09 8A0A 8A0C 8A0C 8A0E 8A0F 8A10 8A11 8A12 8A14	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0E 8A0E 8A0F 8A10 8A11 8A12 8A14 8A28	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Events Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0C 8A0E 8A0F 8A10 8A11 8A12 8A14 8A28 8A3C	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Events Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3 Repeated for Digital Element 4	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0E 8A0E 8A0F 8A10 8A11 8A12 8A14 8A28 8A3C 8A50	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Events Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3 Repeated for Digital Element 4 Repeated for Digital Element 5	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0E 8A0E 8A0F 8A10 8A11 8A12 8A14 8A28 8A3C 8A50 8A64	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Events Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 3 Repeated for Digital Element 4 Repeated for Digital Element 5 Repeated for Digital Element 6	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0E 8A0F 8A10 8A11 8A12 8A11 8A12 8A14 8A28 8A3C 8A50 8A64 8A78	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Name Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Events Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 4 Repeated for Digital Element 5 Repeated for Digital Element 6 Repeated for Digital Element 7	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0C 8A0C 8A0C 8A0F 8A10 8A11 8A12 8A14 8A28 8A3C 8A50 8A64 8A78 8A8C	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3 Repeated for Digital Element 4 Repeated for Digital Element 4 Repeated for Digital Element 5 Repeated for Digital Element 6 Repeated for Digital Element 7 Repeated for Digital Element 8	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0C 8A0E 8A0E 8A0F 8A10 8A11 8A12 8A14 8A28 8A3C 8A50 8A64 8A78 8A8C 8AA0	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3 Repeated for Digital Element 4 Repeated for Digital Element 4 Repeated for Digital Element 5 Repeated for Digital Element 6 Repeated for Digital Element 7 Repeated for Digital Element 8 Repeated for Digital Element 8 Repeated for Digital Element 9	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0E 8A0E 8A0E 8A0F 8A10 8A11 8A12 8A14 8A12 8A14 8A28 8A3C 8A50 8A64 8A78 8A8C 8AA0 8AB4	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3 Repeated for Digital Element 4 Repeated for Digital Element 5 Repeated for Digital Element 6 Repeated for Digital Element 7 Repeated for Digital Element 8 Repeated for Digital Element 9 Repeated for Digital Element 10	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0E 8A0E 8A0F 8A10 8A11 8A12 8A14 8A12 8A14 8A28 8A3C 8A50 8A64 8A78 8A8C 8AA0 8AB4 8AC8	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3 Repeated for Digital Element 4 Repeated for Digital Element 5 Repeated for Digital Element 6 Repeated for Digital Element 7 Repeated for Digital Element 8 Repeated for Digital Element 9 Repeated for Digital Element 10 Repeated for Digital Element 11	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0E 8A0E 8A0F 8A10 8A11 8A12 8A14 8A12 8A14 8A28 8A3C 8A50 8A64 8A78 8A8C 8AA0 8AB4 8AC8 8ADC	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Events Digital Element 1 Events Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3 Repeated for Digital Element 4 Repeated for Digital Element 5 Repeated for Digital Element 6 Repeated for Digital Element 7 Repeated for Digital Element 7 Repeated for Digital Element 9 Repeated for Digital Element 10 Repeated for Digital Element 11 Repeated for Digital Element 12	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0E 8A0E 8A0F 8A10 8A11 8A12 8A11 8A12 8A14 8A28 8A3C 8A50 8A64 8A50 8A64 8A78 8A8C 8AA0 8AB4 8AC8 8AF0	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Events Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3 Repeated for Digital Element 4 Repeated for Digital Element 5 Repeated for Digital Element 6 Repeated for Digital Element 7 Repeated for Digital Element 8 Repeated for Digital Element 9 Repeated for Digital Element 10 Repeated for Digital Element 11 Repeated for Digital Element 12 Repeated for Digital Element 13	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0E 8A0F 8A10 8A11 8A12 8A11 8A12 8A14 8A28 8A3C 8A50 8A64 8A50 8A64 8A78 8A8C 8AA0 8AB4 8AC8 8AF0 8B04	Digital Element 1 Function Digital Element 1 Name Digital Element 1 Input Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Block Digital Element 1 Target Digital Element 1 Target Digital Element 1 Events Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3 Repeated for Digital Element 4 Repeated for Digital Element 5 Repeated for Digital Element 6 Repeated for Digital Element 7 Repeated for Digital Element 8 Repeated for Digital Element 9 Repeated for Digital Element 10 Repeated for Digital Element 11 Repeated for Digital Element 12 Repeated for Digital Element 13 Repeated for Digital Element 13 Repeated for Digital Element 14	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0E 8A0F 8A10 8A11 8A12 8A11 8A12 8A14 8A28 8A3C 8A50 8A64 8A50 8A64 8A78 8A8C 8AA0 8AB4 8AA0 8AB4 8AC8 8AF0 8B04 8B18	Digital Element 1 Function Digital Element 1 Input Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3 Repeated for Digital Element 5 Repeated for Digital Element 7 Repeated for Digital Element 9 Repeated for Digital Element 10 Repeated for Digital Element 11 Repeated for Digital Element 12 Repeated for Digital Element 13 Repeated for Digital Element 14 Repeated	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0E 8A0F 8A10 8A11 8A12 8A14 8A28 8A3C 8A50 8A64 8A50 8A64 8A78 8A8C 8A8C 8A8C 8AA0 8AB4 8AB4 8AB4 8AC8 8AF0 8B04 8B18 8B2C	Digital Element 1 Function Digital Element 1 Input Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3 Repeated for Digital Element 6 Repeated for Digital Element 7 Repeated for Digital Element 9 Repeated for Digital Element 10 Repeated for Digital Element 12 Repeated for Digital Element 13 Repeated for Digital Element 14 Repeated for Digital Element 15 Repeated	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)
8A00 8A01 8A09 8A0A 8A0C 8A0E 8A0F 8A10 8A11 8A12 8A11 8A12 8A14 8A28 8A3C 8A50 8A64 8A50 8A64 8A78 8A8C 8AA0 8AB4 8AA0 8AB4 8AC8 8AF0 8B04 8B18	Digital Element 1 Function Digital Element 1 Input Digital Element 1 Input Digital Element 1 Pickup Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Reset Delay Digital Element 1 Pickup LED Reserved (2 items) Repeated for Digital Element 2 Repeated for Digital Element 3 Repeated for Digital Element 5 Repeated for Digital Element 7 Repeated for Digital Element 9 Repeated for Digital Element 10 Repeated for Digital Element 11 Repeated for Digital Element 12 Repeated for Digital Element 13 Repeated for Digital Element 14 Repeated	0 to 65535 0 to 999999.999 0 to 999999.999 0 to 65535 0 to 2 0 to 1 0 to 1	 S S 	 1 0.001 0.001 1 1 1 1 1	F203 F300 F003 F300 F109 F102 F102	"Dig Element 1" 0 0 0 0 0 (Self-reset) 0 (Disabled) 1 (Enabled)

Table B-9: MODBUS MEMORY MAP (Sheet 30 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
8B68	Repeated for Digital Element 19					
8B7C	Repeated for Digital Element 20					
8B90	Repeated for Digital Element 21					
8BA4	Repeated for Digital Element 22					
8BB8	Repeated for Digital Element 23					
8BCC	Repeated for Digital Element 24					
8BE0	Repeated for Digital Element 25					
8BF4	Repeated for Digital Element 26					
8C08	Repeated for Digital Element 27					
8C1C	Repeated for Digital Element 28					
8C30	Repeated for Digital Element 29					
8C44	Repeated for Digital Element 30					
8C58	Repeated for Digital Element 31					
8C6C	Repeated for Digital Element 32					
8C80	Repeated for Digital Element 33					
8C94	Repeated for Digital Element 34					
8CA8	Repeated for Digital Element 35					
8CBC	Repeated for Digital Element 36					
8CD0	Repeated for Digital Element 37					
8CE4	Repeated for Digital Element 38					
8CF8	Repeated for Digital Element 39					
8D0C	Repeated for Digital Element 40					
8D20	Repeated for Digital Element 41					
8D34	Repeated for Digital Element 42					
8D48	Repeated for Digital Element 43					
8D5C	Repeated for Digital Element 44					
8D70	Repeated for Digital Element 45					
8D84	Repeated for Digital Element 46					
8D98	Repeated for Digital Element 47					
8DAC	Repeated for Digital Element 48					
	ent (Read/Write Setting) (16 modules)					
9000	FlexElement™ 1 Function	0 to 1		1	F102	0 (Disabled)
9001	FlexElement™ 1 Name				F206	"FxE 1"
9004	FlexElement™ 1 InputP	0 to 65535		1	F600	0
9005	FlexElement™ 1 InputM	0 to 65535		1	F600	0
9006	FlexElement™ 1 Compare	0 to 1		1	F516	0 (LEVEL)
9007	FlexElement™ 1 Input	0 to 1		1	F515	0 (SIGNED)
9008	FlexElement [™] 1 Direction	0 to 1		1	F517	0 (OVER)
9009	FlexElement [™] 1 Hysteresis	0.1 to 50	%	0.1	F001	30
900A	FlexElement™ 1 Pickup	-90 to 90	pu	0.001	F004	1000
900A 900C	FlexElement [™] 1 DeltaT Units	0 to 2	ри 	1	F518	0 (Milliseconds)
900C 900D	FlexElement™ 1 DeltaT	20 to 86400		1	F003	20
900D 900F	FlexElement [™] 1 Pickup Delay	0 to 65.535		0.001	F003	0
900F 9010	FlexElement™ 1 Reset Delay	0 to 65.535	S	0.001	F001 F001	0
9010 9011	FlexElement [™] 1 Reset Delay	0 to 65535	s 	0.001	F001 F300	0
9011	FlexElement™ 1 Target	0 to 2			F300 F109	0 (Self-reset)
	FlexElement [™] 1 larget FlexElement [™] 1 Events			1		
9013		0 to 1		1	F102	0 (Disabled)
9014	Repeated for FlexElement TM 2					
9028	Repeated for FlexElement TM 3					
903C	Repeated for FlexElement TM 4					
9050	Repeated for FlexElement™ 5					
9064	Repeated for FlexElement [™] 6					
9078	Repeated for FlexElement™ 7					
908C	Repeated for FlexElement [™] 8					

Table B-9: MODBUS MEMORY MAP (Sheet 31 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
90A0	Repeated for FlexElement [™] 9					
90B4	Repeated for FlexElement™ 10					
90C8	Repeated for FlexElement™ 11					
90DC	Repeated for FlexElement™ 12					
90F0	Repeated for FlexElement™ 13					
9104	Repeated for FlexElement [™] 14					
9118	Repeated for FlexElement [™] 15					
912C	Repeated for FlexElement™ 16					
Fault Rep	ort Settings (Read/Write Setting) (5 modules)					
9200	Fault Report 1 Source	0 to 5		1	F167	0 (SRC 1)
9201	Fault Report 1 Trigger	0 to 65535		1	F300	0
9202	Fault Report 1 Z1 Magnitude	0.01 to 250	ohms	0.01	F001	300
9203	Fault Report 1 Z1 Angle	25 to 90	degrees	1	F001	75
9204	Fault Report 1 Z0 Magnitude	0.01 to 650	ohms	0.01	F001	900
9205	Fault Report 1 Z0 Angle	25 to 90	degrees	1	F001	75
9206	Fault Report 1 Line Length Units	0 to 1		1	F147	0 (km)
9207	Fault Report 1 Line Length	0 to 2000		0.1	F001	1000
9208	Repeated for Fault Report 2					
9210	Repeated for Fault Report 3					
9218	Repeated for Fault Report 4					
9220	Repeated for Fault Report 5					
	tputs (Read/Write Setting) (24 modules)					
9300	dcmA Output 1 Source	0 to 65535		1	F600	0
9301	dcmA Output 1 Range	0 to 2		1	F522	0 (–1 to 1 mA)
9302	dcmA Output 1 Minimum	-90 to 90	pu	0.001	F004	0
9304	dcmA Output 1 Maximum	-90 to 90	pu	0.001	F004	1000
9306	Repeated for dcmA Output 2					
930C	Repeated for dcmA Output 3					
9312	Repeated for dcmA Output 4					
9318	Repeated for dcmA Output 5					
931E	Repeated for dcmA Output 6					
9324	Repeated for dcmA Output 7					
932A	Repeated for dcmA Output 8					
9330	Repeated for dcmA Output 9					
9336	Repeated for dcmA Output 10					
933C	Repeated for dcmA Output 11					
9342	Repeated for dcmA Output 12					
9348 0245	Repeated for dcmA Output 13					
934E	Repeated for dcmA Output 14					
9354	Repeated for dcmA Output 15					
935A	Repeated for dcmA Output 16					
9360	Repeated for dcmA Output 17					
9366	Repeated for dcmA Output 18					
936C	Repeated for dcmA Output 19					
9372	Repeated for dcmA Output 20 Repeated for dcmA Output 21					
9378 937E						
937E 9384	Repeated for dcmA Output 22 Repeated for dcmA Output 23					
9384 938A	Repeated for dcmA Output 23 Repeated for dcmA Output 24					
	ent Actuals (Read Only) (16 modules)					
9A01	FlexElement [™] 1 Actual	-2147483.647 to 2147483.647		0.001	F004	0
9A01 9A03	FlexElement [™] 1 Actual FlexElement [™] 2 Actual	-2147483.647 to 2147483.647			F004 F004	0
9A03 9A05		-2147483.647 to 2147483.647		0.001	F004 F004	0
9A05 9A07	FlexElement™ 3 Actual FlexElement™ 4 Actual	-2147483.647 to 2147483.647		0.001	F004 F004	0
9AU7		-2141403.041 10 2141483.641		0.001	r004	U

Table B-9: MODBUS MEMORY MAP (Sheet 32 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
9A09	FlexElement™ 5 Actual	-2147483.647 to 2147483.647		0.001	F004	0
9A0B	FlexElement [™] 6 Actual	-2147483.647 to 2147483.647		0.001	F004	0
9A0D	FlexElement™ 7 Actual	-2147483.647 to 2147483.647		0.001	F004	0
9A0F	FlexElement [™] 8 Actual	-2147483.647 to 2147483.647		0.001	F004	0
VT Fuse	Failure (Read/Write Setting) (6 modules)					
A040	VT Fuse Failure Function	0 to 1		1	F102	0 (Disabled)
A041	Repeated for module number 2					
A042	Repeated for module number 3					
A043	Repeated for module number 4					
A044	Repeated for module number 5					
A045	Repeated for module number 6					
Pilot PO	TT (Read/Write Setting)					•
A070	POTT Scheme Function	0 to 1		1	F102	0 (Disabled)
A071	POTT Permissive Echo	0 to 1		1	F102	0 (Disabled)
A072	POTT Rx Pickup Delay	0 to 65.535	S	0.001	F001	0
A073	POTT Transient Block Pickup Delay	0 to 65.535	S	0.001	F001	20
A074	POTT Transient Block Reset Delay	0 to 65.535	S	0.001	F001	90
A075	POTT Echo Duration	0 to 65.535	S	0.001	F001	100
A076	POTT Line End Open Pickup Delay	0 to 65.535	S	0.001	F001	50
A077	POTT Seal In Delay	0 to 65.535	S	0.001	F001	400
A078	POTT Ground Direction OC Forward	0 to 65535		1	F300	0
A079	POTT Rx	0 to 65535		1	F300	0
A07A	POTT Echo Lockout	0 to 65.535	S	0.001	F001	250
	Switch Actuals (Read Only)		-			
A400	Selector 1 Position	1 to 7		1	F001	0
A401	Selector 2 Position	1 to 7		1	F001	1
	Switch (Read/Write Setting) (2 modules)					
A410	Selector 1 Function	0 to 1		1	F102	0 (Disabled)
A411	Selector 1 Range	1 to 7		1	F001	7
A412	Selector 1 Timeout	3 to 60	s	0.1	F001	50
A413	Selector 1 Step Up	0 to 65535		1	F300	0
A414	Selector 1 Step Mode	0 to 1		1	F083	0 (Time-out)
A415	Selector 1 Acknowledge	0 to 65535		1	F300	0
A416	Selector 1 Bit0	0 to 65535		1	F300	0
A417	Selector 1 Bit1	0 to 65535		1	F300	0
A418	Selector 1 Bit2	0 to 65535		1	F300	0
A419					F083	-
71415		0 to 1		1		() (lime-out)
Δ41Δ	Selector 1 Bit Mode	0 to 1		1		0 (Time-out)
A41A A41B	Selector 1 Bit Acknowledge	0 to 65535		1	F300	0
A41B	Selector 1 Bit Acknowledge Selector 1 Power Up Mode	0 to 65535 0 to 2		1 1	F300 F084	0 0 (Restore)
A41B A41C	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target	0 to 65535 0 to 2 0 to 2		1 1 1	F300 F084 F109	0 0 (Restore) 0 (Self-reset)
A41B A41C A41D	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Events	0 to 65535 0 to 2 0 to 2 0 to 2 0 to 1		1 1 1 1	F300 F084 F109 F102	0 0 (Restore) 0 (Self-reset) 0 (Disabled)
A41B A41C A41D A41E	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Events Reserved (10 items)	0 to 65535 0 to 2 0 to 2		1 1 1	F300 F084 F109	0 0 (Restore) 0 (Self-reset)
A41B A41C A41D A41E A428	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Events Reserved (10 items) Repeated for Selector 2	0 to 65535 0 to 2 0 to 2 0 to 2 0 to 1		1 1 1 1	F300 F084 F109 F102	0 0 (Restore) 0 (Self-reset) 0 (Disabled)
A41B A41C A41D A41E A428 DNP/IEC	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Events Reserved (10 items) Repeated for Selector 2 Points (Read/Write Setting)	0 to 65535 0 to 2 0 to 2 0 to 1 		1 1 1 1 1	F300 F084 F109 F102 F001	0 0 (Restore) 0 (Self-reset) 0 (Disabled) 0
A41B A41C A41D A41E A428 DNP/IEC A500	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Events Reserved (10 items) Repeated for Selector 2 Points (Read/Write Setting) DNP/IEC 60870-5-104 Binary Input Points (256 items)	0 to 65535 0 to 2 0 to 2 0 to 1 0 to 65535		1 1 1 1 1	F300 F084 F109 F102 F001 F300	0 0 (Restore) 0 (Self-reset) 0 (Disabled) 0
A41B A41C A41D A41E A428 DNP/IEC A500 A600	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Events Reserved (10 items) Repeated for Selector 2 Points (Read/Write Setting) DNP/IEC 60870-5-104 Binary Input Points (256 items) DNP/IEC 60870-5-104 Analog Input Points (256 items)	0 to 65535 0 to 2 0 to 2 0 to 2 0 to 1 		1 1 1 1 1	F300 F084 F109 F102 F001	0 0 (Restore) 0 (Self-reset) 0 (Disabled) 0
A41B A41C A41D A41E A428 DNP/IEC A500 A600 Flexcurv	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Events Reserved (10 items) Repeated for Selector 2 Points (Read/Write Setting) DNP/IEC 60870-5-104 Binary Input Points (256 items) DNP/IEC 60870-5-104 Analog Input Points (256 items) es C and D (Read/Write Setting)	0 to 65535 0 to 2 0 to 2 0 to 1 0 to 65535 0 to 65535			F300 F084 F109 F102 F001 F300 F300	0 0 (Restore) 0 (Self-reset) 0 (Disabled) 0
A41B A41C A41D A41E A428 DNP/IEC A500 A600 Flexcurv A900	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Target Selector 1 Events Reserved (10 items) Repeated for Selector 2 Points (Read/Write Setting) DNP/IEC 60870-5-104 Binary Input Points (256 items) DNP/IEC 60870-5-104 Analog Input Points (256 items) es C and D (Read/Write Setting) FlexCurve C (120 items)	0 to 65535 0 to 2 0 to 2 0 to 1 0 to 65535 0 to 65535 0 to 65535	 ms		F300 F084 F109 F102 F001 F300 F300 F300	0 0 (Restore) 0 (Self-reset) 0 (Disabled) 0 0
A41B A41C A41D A41E A428 DNP/IEC A500 A600 Flexcurv A900 A978	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Target Selector 1 Events Reserved (10 items) Repeated for Selector 2 Points (Read/Write Setting) DNP/IEC 60870-5-104 Binary Input Points (256 items) DNP/IEC 60870-5-104 Analog Input Points (256 items) DNP/IEC 60870-5-104 Analog Input Points (256 items) BNP/IEC 60870-5-104 Analog Input Points (256 items) FlexCurve C (120 items) FlexCurve D (120 items)	0 to 65535 0 to 2 0 to 2 0 to 1 0 to 65535 0 to 65535			F300 F084 F109 F102 F001 F300 F300	0 0 (Restore) 0 (Self-reset) 0 (Disabled) 0
A41B A41C A41D A41E A428 DNP/IEC A500 A600 Flexcurv A900 A978 Non Vola	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Events Reserved (10 items) Repeated for Selector 2 Points (Read/Write Setting) DNP/IEC 60870-5-104 Binary Input Points (256 items) DNP/IEC 60870-5-104 Analog Input Points (256 items) res C and D (Read/Write Setting) FlexCurve C (120 items) FlexCurve D (120 items) attile Latches (Read/Write Setting) (16 modules)	0 to 65535 0 to 2 0 to 2 0 to 1 0 to 65535 0 to 65535 0 to 65535 0 to 65535	 ms ms		F300 F084 F109 F102 F001 F300 F300 F300 F011 F011	0 0 (Restore) 0 (Self-reset) 0 (Disabled) 0 0 0 0
A41B A41C A41C A41D A41E A428 DNP/IEC A500 A600 Flexcurv A900 A978 Non Vola AA00	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Events Reserved (10 items) Repeated for Selector 2 Points (Read/Write Setting) DNP/IEC 60870-5-104 Binary Input Points (256 items) DNP/IEC 60870-5-104 Analog Input Points (256 items) res C and D (Read/Write Setting) FlexCurve C (120 items) FlexCurve D (120 items) attile Latches (Read/Write Setting) (16 modules) Non-Volatile Latch 1 Function	0 to 65535 0 to 2 0 to 2 0 to 1 0 to 65535 0 to 65535 0 to 65535 0 to 65535 0 to 65535 0 to 65535	 ms	1 1 1 1 1 1 1 1 1 1 1	F300 F084 F109 F102 F001 F300 F300 F300 F011 F011 F011	0 0 (Restore) 0 (Self-reset) 0 (Disabled) 0 0 0 0 0 0 0 0 0 0 0 0 0
A41B A41C A41C A41D A41E A428 DNP/IEC A500 A600 Flexcurv A900 A978 Non Vola	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Events Reserved (10 items) Repeated for Selector 2 Points (Read/Write Setting) DNP/IEC 60870-5-104 Binary Input Points (256 items) DNP/IEC 60870-5-104 Analog Input Points (256 items) res C and D (Read/Write Setting) FlexCurve C (120 items) FlexCurve D (120 items) attile Latches (Read/Write Setting) (16 modules)	0 to 65535 0 to 2 0 to 2 0 to 1 0 to 65535 0 to 65535 0 to 65535 0 to 65535	 ms ms		F300 F084 F109 F102 F001 F300 F300 F300 F011 F011	0 0 (Restore) 0 (Self-reset) 0 (Disabled) 0 0 0
A41B A41C A41C A41D A41E A428 DNP/IEC A500 A600 Flexcurv A900 A978 Non Vola AA00	Selector 1 Bit Acknowledge Selector 1 Power Up Mode Selector 1 Target Selector 1 Events Reserved (10 items) Repeated for Selector 2 Points (Read/Write Setting) DNP/IEC 60870-5-104 Binary Input Points (256 items) DNP/IEC 60870-5-104 Analog Input Points (256 items) res C and D (Read/Write Setting) FlexCurve C (120 items) FlexCurve D (120 items) attile Latches (Read/Write Setting) (16 modules) Non-Volatile Latch 1 Function	0 to 65535 0 to 2 0 to 2 0 to 1 0 to 65535 0 to 65535 0 to 65535 0 to 65535 0 to 65535 0 to 65535	 ms ms 	1 1 1 1 1 1 1 1 1 1 1	F300 F084 F109 F102 F001 F300 F300 F300 F011 F011 F011	0 0 (Restore) 0 (Self-reset) 0 (Disabled) 0 0 0 0 0 0 0 0 0 0

Table B-9: MODBUS MEMORY MAP (Sheet 33 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
AA04	Non-Volatile Latch 1 Target	0 to 2		1	F109	0 (Self-reset)
AA05	Non-Volatile Latch 1 Events	0 to 1		1	F102	0 (Disabled)
AA06	Reserved (4 items)				F001	0
AA0A	Repeated for Non-Volatile Latch 2					
AA14	Repeated for Non-Volatile Latch 3					
AA1E	Repeated for Non-Volatile Latch 4					
AA28	Repeated for Non-Volatile Latch 5					
AA32	Repeated for Non-Volatile Latch 6					
AA3C	Repeated for Non-Volatile Latch 7					
AA46	Repeated for Non-Volatile Latch 8					
AA50	Repeated for Non-Volatile Latch 9					
AA5A	Repeated for Non-Volatile Latch 10					
AA64	Repeated for Non-Volatile Latch 11					
AA6E	Repeated for Non-Volatile Latch 12					
AA78	Repeated for Non-Volatile Latch 13					
AA82	Repeated for Non-Volatile Latch 14					
AA8C	Repeated for Non-Volatile Latch 15					
AA96	Repeated for Non-Volatile Latch 16					
Digital Co	ounter (Read/Write Setting) (8 modules)		1			
AB00	Digital Counter 1 Function	0 to 1		1	F102	0 (Disabled)
AB01	Digital Counter 1 Name				F205	"Counter 1"
AB07	Digital Counter 1 Units				F206	(none)
AB0A	Digital Counter 1 Block	0 to 65535		1	F300	0
AB0B	Digital Counter 1 Up	0 to 65535		1	F300	0
AB0C	Digital Counter 1 Down	0 to 65535		1	F300	0
AB0D	Digital Counter 1 Preset	-2147483647 to 2147483647		1	F004	0
AB0F	Digital Counter 1 Compare	-2147483647 to 2147483647		1	F004	0
AB11	Digital Counter 1 Reset	0 to 65535		1	F300	0
AB12	Digital Counter 1 Freeze/Reset	0 to 65535		1	F300	0
AB13	Digital Counter 1 Freeze/Count	0 to 65535		1	F300	0
AB14	Digital Counter 1 Set To Preset	0 to 65535		1	F300	0
AB15	Reserved (11 items)				F001	0
AB20	Repeated for Digital Counter 2					
AB40	Repeated for Digital Counter 3					
AB60	Repeated for Digital Counter 4					
AB80	Repeated for Digital Counter 5					
ABA0	Repeated for Digital Counter 6					
ABC0	Repeated for Digital Counter 7					
ABE0	Repeated for Digital Counter 8					
IEC 61850	0 GSSE Configuration (Read/Write Setting)					
AD80	Default GSSE Update Time	1 to 60	S	1	F001	60
AD81	Remote Input/Output Transfer Method	0 to 2		1	F226	1 (GSSE)
AD82	IEC 61850 GOOSE VLAN Transmit Priority	0 to 7		1	F001	4
AD83	IEC 61850 GOOSE VLAN ID	0 to 4095		1	F001	0
AD84	IEC 61850 GOOSE ETYPE APPID	0 to 16383		1	F001	0
AD85	Reserved (22 items)	0 to 1		1	F001	0
	0 Server Configuration (Read/Write Settings/Commands		1	· ·		-
ADA0	TCP Port Number for the IEC 61850 Protocol	1 to 65535		1	F001	102
ADA1	IEC 61850 Logical Device Name				F213	"IECDevice"
	Include Non-IEC 61850 Data	0 to 1		1	F102	1 (Enabled)
			1			. (
ADB1		8 to 128		8	F001	8
ADB1 ADB2	Number of Status Indications in GGIO1	8 to 128 0 to 1		8	F001 F102	8 0 (Disabled)
ADB1		8 to 128 0 to 1 0 to 1		8 1 1	F001 F102 F126	8 0 (Disabled) 0 (No)

Table B-9: MODBUS MEMORY MAP (Sheet 34 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
ADB6	Reserved (10 items)	0 to 1		1	F001	0
IEC 61850	0 Logical Node Name Prefixes (Read/Write Setting)					
AE00	IEC 61850 Logical Node PIOCx Name Prefix (72 items)	0 to 65534		1	F206	(None)
AED8	IEC 61850 Logical Node PTOCx Name Prefix (24 items)	0 to 65534		1	F206	(None)
AF20	IEC 61850 Logical Node PTUVx Name Prefix (12 items)	0 to 65534		1	F206	(None)
AF44	IEC 61850 Logical Node PTOVx Name Prefix (8 items)	0 to 65534		1	F206	(None)
AF5C	IEC 61850 Logical Node PDISx Name Prefix (10 items)	0 to 65534		1	F206	(None)
AF7A	IEC 61850 Logical Node RRBFx Name Prefix (24 items)	0 to 65534		1	F206	(None)
AFC2	IEC 61850 Logical Node RPSBx Name Prefix	0 to 65534		1	F206	(None)
AFC5	IEC 61850 Logical Node RRECx Name Prefix (6 items)	0 to 65534		1	F206	(None)
AFD7	IEC 61850 Logical Node MMXUx Name Prefix (6 items)	0 to 65534		1	F206	(None)
AFE9	IEC 61850 Logical Node GGIOx Name Prefix (2 items)	0 to 65534		1	F206	(None)
AFEF	IEC 61850 Logical Node RFLOx Name Prefix (5 items)	0 to 65534		1	F206	(None)
AFFE	IEC 61850 Logical Node XCBRx Name Prefix (2 items)	0 to 65534		1	F206	(None)
B004	IEC 61850 Logical Node PTRCx Name Prefix (2 items)	0 to 65534		1	F206	(None)
B00A	IEC 61850 Logical Node PDIFx Name Prefix (4 items)	0 to 65534		1	F206	(None)
B016	IEC 61850 Logical Node MMXNx Name Prefix (37 items)	0 to 65534		1	F206	(None)
IEC 61850	0 MMXU Deadbands (Read/Write Setting) (6 modules)		•			
B100	IEC 61850 MMXU TotW Deadband 1	0.001 to 100	%	0.001	F003	10000
B102	IEC 61850 MMXU TotVAr Deadband 1	0.001 to 100	%	0.001	F003	10000
B104	IEC 61850 MMXU TotVA Deadband 1	0.001 to 100	%	0.001	F003	10000
B106	IEC 61850 MMXU TotPF Deadband 1	0.001 to 100	%	0.001	F003	10000
B108	IEC 61850 MMXU Hz Deadband 1	0.001 to 100	%	0.001	F003	10000
B10A	IEC 61850 MMXU PPV.phsAB Deadband 1	0.001 to 100	%	0.001	F003	10000
B10C	IEC 61850 MMXU PPV.phsBC Deadband 1	0.001 to 100	%	0.001	F003	10000
B10E	IEC 61850 MMXU PPV.phsCA Deadband 1	0.001 to 100	%	0.001	F003	10000
B110	IEC 61850 MMXU PhV.phsADeadband 1	0.001 to 100	%	0.001	F003	10000
B112	IEC 61850 MMXU PhV.phsB Deadband 1	0.001 to 100	%	0.001	F003	10000
B114	IEC 61850 MMXU PhV.phsC Deadband 1	0.001 to 100	%	0.001	F003	10000
B116	IEC 61850 MMXU A.phsA Deadband 1	0.001 to 100	%	0.001	F003	10000
B118	IEC 61850 MMXU A.phsB Deadband 1	0.001 to 100	%	0.001	F003	10000
B11A	IEC 61850 MMXU A.phsC Deadband 1	0.001 to 100	%	0.001	F003	10000
B11C	IEC 61850 MMXU A.neut Deadband 1	0.001 to 100	%	0.001	F003	10000
B11E	IEC 61850 MMXU W.phsA Deadband 1	0.001 to 100	%	0.001	F003	10000
B120	IEC 61850 MMXU W.phsB Deadband 1	0.001 to 100	%	0.001	F003	10000
B122	IEC 61850 MMXU W.phsC Deadband 1	0.001 to 100	%	0.001	F003	10000
B124	IEC 61850 MMXU VAr.phsA Deadband 1	0.001 to 100	%	0.001	F003	10000
B126	IEC 61850 MMXU VAr.phsB Deadband 1	0.001 to 100	%	0.001	F003	10000
B128	IEC 61850 MMXU VAr.phsC Deadband 1	0.001 to 100	%	0.001	F003	10000
B12A	IEC 61850 MMXU VA.phsA Deadband 1	0.001 to 100	%	0.001	F003	10000
B12C	IEC 61850 MMXU VA.phsB Deadband 1	0.001 to 100	%	0.001	F003	10000
B120	IEC 61850 MMXU VA.phSD Deadband 1	0.001 to 100	%	0.001	F003	10000
B130	IEC 61850 MMXU PF.phsA Deadband 1	0.001 to 100	%	0.001	F003	10000
B130	IEC 61850 MMXU PF.phsB Deadband 1	0.001 to 100	%	0.001	F003	10000
B132	IEC 61850 MMXU PF.phsC Deadband 1	0.001 to 100	%	0.001	F003	10000
B136	Repeated for Deadband 2	0.001.10100	,,,	0.001		
B16C	Repeated for Deadband 3					
B160	Repeated for Deadband 4					
B1D8	Repeated for Deadband 5		+	<u> </u>		
B1D8 B20E	Repeated for Deadband 5 Repeated for Deadband 6					
	0 GGIO2 Control Configuration (Read/Write Setting) (64	modules)		L		
B300		-	-	1	E001	0
0300	IEC 61850 GGIO2.CF.SPCSO1.ctlModel Value IEC 61850 GGIO2.CF.SPCSO2.ctlModel Value	0 to 2 0 to 2		1	F001 F001	2
B301						

Table B-9: MODBUS MEMORY MAP (Sheet 35 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
B303	IEC 61850 GGIO2.CF.SPCSO4.ctlModel Value	0 to 2		1	F001	2
B304	IEC 61850 GGIO2.CF.SPCSO5.ctlModel Value	0 to 2		1	F001	2
B305	IEC 61850 GGIO2.CF.SPCSO6.ctlModel Value	0 to 2		1	F001	2
B306	IEC 61850 GGIO2.CF.SPCSO7.ctlModel Value	0 to 2		1	F001	2
B307	IEC 61850 GGIO2.CF.SPCSO8.ctlModel Value	0 to 2		1	F001	2
B308	IEC 61850 GGIO2.CF.SPCSO9.ctlModel Value	0 to 2		1	F001	2
B309	IEC 61850 GGIO2.CF.SPCSO10.ctlModel Value	0 to 2		1	F001	2
B30A	IEC 61850 GGIO2.CF.SPCSO11.ctlModel Value	0 to 2		1	F001	2
B30B	IEC 61850 GGIO2.CF.SPCSO12.ctlModel Value	0 to 2		1	F001	2
B30C	IEC 61850 GGIO2.CF.SPCSO13.ctlModel Value	0 to 2		1	F001	2
B30D	IEC 61850 GGIO2.CF.SPCSO14.ctlModel Value	0 to 2		1	F001	2
B30E	IEC 61850 GGIO2.CF.SPCSO15.ctlModel Value	0 to 2		1	F001	2
B30F	IEC 61850 GGIO2.CF.SPCSO16.ctlModel Value	0 to 2		1	F001	2
B310	IEC 61850 GGIO2.CF.SPCSO17.ctlModel Value	0 to 2		1	F001	2
B311	IEC 61850 GGIO2.CF.SPCSO18.ctlModel Value	0 to 2		1	F001	2
B312	IEC 61850 GGIO2.CF.SPCSO19.ctlModel Value	0 to 2		1	F001	2
B313	IEC 61850 GGIO2.CF.SPCSO20.ctlModel Value	0 to 2		1	F001	2
B314	IEC 61850 GGIO2.CF.SPCSO21.ctlModel Value	0 to 2		1	F001	2
B315	IEC 61850 GGIO2.CF.SPCSO22.ctlModel Value	0 to 2		1	F001	2
B316	IEC 61850 GGIO2.CF.SPCSO23.ctlModel Value	0 to 2		1	F001	2
B317	IEC 61850 GGIO2.CF.SPCSO24.ctlModel Value	0 to 2		1	F001	2
B318	IEC 61850 GGIO2.CF.SPCSO25.ctlModel Value	0 to 2		1	F001	2
B319	IEC 61850 GGIO2.CF.SPCSO26.ctlModel Value	0 to 2		1	F001	2
B31A	IEC 61850 GGIO2.CF.SPCSO27.ctlModel Value	0 to 2		1	F001	2
B31B	IEC 61850 GGIO2.CF.SPCSO28.ctlModel Value	0 to 2		1	F001	2
B31C	IEC 61850 GGIO2.CF.SPCSO29.ctlModel Value	0 to 2		1	F001	2
B31D	IEC 61850 GGIO2.CF.SPCSO30.ctlModel Value	0 to 2		1	F001	2
B31E	IEC 61850 GGIO2.CF.SPCSO31.ctlModel Value	0 to 2		1	F001	2
B31F	IEC 61850 GGIO2.CF.SPCSO32.ctlModel Value	0 to 2		1	F001	2
BC20	IEC 61850 GGIO2.CF.SPCSO33.ctlModel Value	0 to 2		1	F001	2
BC21	IEC 61850 GGIO2.CF.SPCSO34.ctlModel Value	0 to 2		1	F001	2
BC22	IEC 61850 GGIO2.CF.SPCSO35.ctlModel Value	0 to 2		1	F001	2
BC23	IEC 61850 GGIO2.CF.SPCSO36.ctlModel Value	0 to 2		1	F001	2
BC24	IEC 61850 GGIO2.CF.SPCSO37.ctlModel Value	0 to 2		1	F001	2
BC25	IEC 61850 GGIO2.CF.SPCSO38.ctlModel Value	0 to 2		1	F001	2
BC26	IEC 61850 GGIO2.CF.SPCSO39.ctlModel Value	0 to 2		1	F001	2
BC27	IEC 61850 GGIO2.CF.SPCSO40.ctlModel Value	0 to 2		1	F001	2
BC28	IEC 61850 GGIO2.CF.SPCSO41.ctlModel Value	0 to 2		1	F001	2
BC29	IEC 61850 GGIO2.CF.SPCSO42.ctlModel Value	0 to 2		1	F001	2
BC2A	IEC 61850 GGIO2.CF.SPCSO43.ctlModel Value	0 to 2		1	F001	2
BC2B	IEC 61850 GGIO2.CF.SPCSO44.ctlModel Value	0 to 2		1	F001	2
BC2C	IEC 61850 GGIO2.CF.SPCSO45.ctlModel Value	0 to 2		1	F001	2
BC2D	IEC 61850 GGIO2.CF.SPCSO46.ctlModel Value	0 to 2		1	F001	2
BC2E	IEC 61850 GGIO2.CF.SPCSO47.ctlModel Value	0 to 2		1	F001	2
BC2F	IEC 61850 GGIO2.CF.SPCSO48.ctlModel Value	0 to 2		1	F001	2
BC30	IEC 61850 GGIO2.CF.SPCSO49.ctlModel Value	0 to 2		1	F001	2
BC31	IEC 61850 GGIO2.CF.SPCSO50.ctlModel Value	0 to 2		1	F001	2
BC32	IEC 61850 GGIO2.CF.SPCSO51.ctlModel Value	0 to 2		1	F001	2
BC33	IEC 61850 GGIO2.CF.SPCSO52.ctlModel Value	0 to 2		1	F001	2
BC34	IEC 61850 GGIO2.CF.SPCSO53.ctlModel Value	0 to 2		1	F001	2
BC35	IEC 61850 GGIO2.CF.SPCSO54.ctlModel Value	0 to 2		1	F001	2
BC36	IEC 61850 GGIO2.CF.SPCSO55.ctlModel Value	0 to 2		1	F001	2
BC37	IEC 61850 GGIO2.CF.SPCSO56.ctlModel Value	0 to 2		1	F001	2
		0.02	1	· ·	1001	<u> </u>

Table B-9: MODBUS MEMORY MAP (Sheet 36 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
BC39	IEC 61850 GGIO2.CF.SPCSO58.ctlModel Value	0 to 2		1	F001	2
BC3A	IEC 61850 GGIO2.CF.SPCSO59.ctlModel Value	0 to 2		1	F001	2
BC3B	IEC 61850 GGIO2.CF.SPCSO60.ctlModel Value	0 to 2		1	F001	2
BC3C	IEC 61850 GGIO2.CF.SPCSO61.ctlModel Value	0 to 2		1	F001	2
BC3D	IEC 61850 GGIO2.CF.SPCSO62.ctlModel Value	0 to 2		1	F001	2
BC3E	IEC 61850 GGIO2.CF.SPCSO63.ctlModel Value	0 to 2		1	F001	2
BC3F	IEC 61850 GGIO2.CF.SPCSO64.ctlModel Value	0 to 2		1	F001	2
	nputs (Read/Write Setting) (96 modules)	0102			1001	L
BB00	Contact Input 1 Name				F205	"Cont lp 1"
BB06	Contact Input 1 Events	0 to 1		1	F102	0 (Disabled)
BB07	Contact Input 1 Debounce Time	0 to 16	ms	0.5	F001	20
BB08	Repeated for Contact Input 2					
BB10	Repeated for Contact Input 3					
BB18	Repeated for Contact Input 6					
BB10 BB20	Repeated for Contact Input 4					
BB28	Repeated for Contact Input 5					
BB30	Repeated for Contact Input 7					
BB38	Repeated for Contact Input 8					
BB40	Repeated for Contact Input 9					
BB48	Repeated for Contact Input 10					
BB50	Repeated for Contact Input 11					
BB58	Repeated for Contact Input 12					
BB60	Repeated for Contact Input 13					
BB68	Repeated for Contact Input 14					
BB70	Repeated for Contact Input 15					
BB78	Repeated for Contact Input 16					
BB80	Repeated for Contact Input 17					
BB88	Repeated for Contact Input 18					
BB90	Repeated for Contact Input 19					
BB98	Repeated for Contact Input 20					
BBA0	Repeated for Contact Input 21					
BBA8	Repeated for Contact Input 22					
BBB0	Repeated for Contact Input 23					
BBB8	Repeated for Contact Input 24					
BBC0	Repeated for Contact Input 25					
BBC8	Repeated for Contact Input 26					
BBD0	Repeated for Contact Input 27					
BBD8	Repeated for Contact Input 28					
BBE0	Repeated for Contact Input 29					
BBE8	Repeated for Contact Input 30					
BBF0	Repeated for Contact Input 30					
BBF8	Repeated for Contact Input 31		+			
BDI 8 BC00	Repeated for Contact Input 32					
BC00 BC08	Repeated for Contact Input 35					
BC08 BC10	Repeated for Contact Input 34					
BC18	Repeated for Contact Input 36					
BC20	Repeated for Contact Input 37					
BC28	Repeated for Contact Input 38					
BC30	Repeated for Contact Input 39					
BC38	Repeated for Contact Input 40		-			
BC40	Repeated for Contact Input 41		-			
BC48	Repeated for Contact Input 42					
BC50	Repeated for Contact Input 43					
BC58	Repeated for Contact Input 44					

Table B-9: MODBUS MEMORY MAP (Sheet 37 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
BC60	Repeated for Contact Input 45					
BC68	Repeated for Contact Input 46		-			
BC70	Repeated for Contact Input 47					
BC78	Repeated for Contact Input 48					
BC80	Repeated for Contact Input 49		-			
BC88	Repeated for Contact Input 50					
BC90	Repeated for Contact Input 51					
BC98	Repeated for Contact Input 52					
BCA0	Repeated for Contact Input 53					
BCA8	Repeated for Contact Input 54					
BCB0	Repeated for Contact Input 55					
BCB8	Repeated for Contact Input 56					
BCC0	Repeated for Contact Input 57					
BCC8	Repeated for Contact Input 58					
BCD0	Repeated for Contact Input 59					
BCD8	Repeated for Contact Input 60					
BCE0	Repeated for Contact Input 61					
BCE8	Repeated for Contact Input 62					
BCF0	Repeated for Contact Input 63					
BCF8	Repeated for Contact Input 64					
BD00	Repeated for Contact Input 65					
BD08	Repeated for Contact Input 66					
BD00 BD10	Repeated for Contact Input 67					
BD18	Repeated for Contact Input 68					
BD10 BD20	Repeated for Contact Input 69					
BD28	Repeated for Contact Input 70					
BD20 BD30	Repeated for Contact Input 70					
BD38	Repeated for Contact Input 72					
BD00 BD40	Repeated for Contact Input 73					
BD48	Repeated for Contact Input 74					
BD10 BD50	Repeated for Contact Input 75					
BD58	Repeated for Contact Input 76					
BD60	Repeated for Contact Input 77					
BD68	Repeated for Contact Input 78					
BD00 BD70	Repeated for Contact Input 79					
BD78	Repeated for Contact Input 79					
BD70 BD80	Repeated for Contact Input 80					
BD88						
BD90	Repeated for Contact Input 82 Repeated for Contact Input 83					
BD90 BD98	Repeated for Contact Input 83					
BD98 BDA0	Repeated for Contact Input 84					
BDA0 BDA8	Repeated for Contact Input 85					
BDA8 BDB0	Repeated for Contact Input 86					
BDB8 BDC0	Repeated for Contact Input 88 Repeated for Contact Input 89					
BDC8	Repeated for Contact Input 90					
BDD0	Repeated for Contact Input 91					
BDD8	Repeated for Contact Input 92					
BDE0	Repeated for Contact Input 93					
BDE8	Repeated for Contact Input 94					
BDF0	Repeated for Contact Input 95					
BDF8	Repeated for Contact Input 96					
	nput Thresholds (Read/Write Setting)	-				
BE00	Contact Input <i>n</i> Threshold, $n = 1$ to 24 (24 items)	0 to 3		1	F128	1 (33 Vdc)

Table B-9: MODBUS MEMORY MAP (Sheet 38 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
	puts (Read/Write Setting) (64 modules)			1	1	
BE90	Virtual Input 1 Function	0 to 1		1	F102	0 (Disabled)
BE91	Virtual Input 1 Name				F205	"Virt lp 1"
BE9B	Virtual Input 1 Programmed Type	0 to 1		1	F127	0 (Latched)
BE9C	Virtual Input 1 Events	0 to 1		1	F102	0 (Disabled)
BE9D	Reserved (3 items)				F001	0
BEA0	Repeated for Virtual Input 2					
BEB0	Repeated for Virtual Input 3					
BEC0	Repeated for Virtual Input 4					
BED0	Repeated for Virtual Input 5					
BEE0	Repeated for Virtual Input 6					
BEF0	Repeated for Virtual Input 7					
BF00	Repeated for Virtual Input 8					
BF10	Repeated for Virtual Input 9					
BF20	Repeated for Virtual Input 10					
BF30	Repeated for Virtual Input 11					
BF40	Repeated for Virtual Input 12					
BF50	Repeated for Virtual Input 13					
BF60	Repeated for Virtual Input 14					
BF70	Repeated for Virtual Input 15					
BF80	Repeated for Virtual Input 16					
BF90	Repeated for Virtual Input 17					
BFA0	Repeated for Virtual Input 18					
BFB0	Repeated for Virtual Input 19					
BFC0	Repeated for Virtual Input 20					
BFD0	Repeated for Virtual Input 21					
BFE0	Repeated for Virtual Input 22					
BFF0	Repeated for Virtual Input 23					
C000	Repeated for Virtual Input 24					
C010	Repeated for Virtual Input 25					
C020	Repeated for Virtual Input 26					
C030	Repeated for Virtual Input 27					
C040	Repeated for Virtual Input 28					
C050	Repeated for Virtual Input 29					
C060	Repeated for Virtual Input 30					
C070	Repeated for Virtual Input 31					
C080	Repeated for Virtual Input 32					
C090	Repeated for Virtual Input 33					
C0A0	Repeated for Virtual Input 34					
C0B0	Repeated for Virtual Input 35					
C0C0	Repeated for Virtual Input 36					
C0D0	Repeated for Virtual Input 37					
C0E0	Repeated for Virtual Input 38					
C0F0	Repeated for Virtual Input 39					
C100	Repeated for Virtual Input 40					
C110	Repeated for Virtual Input 41					
C120	Repeated for Virtual Input 42					
C130	Repeated for Virtual Input 43					
C140	Repeated for Virtual Input 44					
C150	Repeated for Virtual Input 45					
C160	Repeated for Virtual Input 46		1			
C170	Repeated for Virtual Input 47					
C180	Repeated for Virtual Input 48		1			
C190	Repeated for Virtual Input 49					
		1				1

Table B-9: MODBUS MEMORY MAP (Sheet 39 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
C1A0	Repeated for Virtual Input 50	ININGE	011110	0.2.		DEIMOLI
C1B0	Repeated for Virtual Input 51					
C1C0	Repeated for Virtual Input 52					
C1D0	Repeated for Virtual Input 53					
C1E0	Repeated for Virtual Input 54					
C1F0	Repeated for Virtual Input 55					
C200	Repeated for Virtual Input 56					
C210	Repeated for Virtual Input 57					
C220	Repeated for Virtual Input 58					
C230	Repeated for Virtual Input 59					
C240	Repeated for Virtual Input 60					
C250	Repeated for Virtual Input 61					
C260	Repeated for Virtual Input 62					
C270	Repeated for Virtual Input 63					
C280	Repeated for Virtual Input 64					
Virtual O	utputs (Read/Write Setting) (96 modules)					
C130	Virtual Output 1 Name				F205	"Virt Op 1 "
C136	Virtual Output 1 Events	0 to 1		1	F102	0 (Disabled)
C137	Reserved				F001	0
C138	Repeated for Virtual Output 2					
C140	Repeated for Virtual Output 3					
C148	Repeated for Virtual Output 4					
C150	Repeated for Virtual Output 5					
C158	Repeated for Virtual Output 6					
C160	Repeated for Virtual Output 7					
C168	Repeated for Virtual Output 8					
C170	Repeated for Virtual Output 9					
C178	Repeated for Virtual Output 10					
C180	Repeated for Virtual Output 11					
C188	Repeated for Virtual Output 12					
C190	Repeated for Virtual Output 13					
C198	Repeated for Virtual Output 14					
C1A0	Repeated for Virtual Output 15					
C1A8	Repeated for Virtual Output 16					
C1B0	Repeated for Virtual Output 17					
C1B8	Repeated for Virtual Output 18					
C1C0	Repeated for Virtual Output 19					
C1C8	Repeated for Virtual Output 20					
C1D0	Repeated for Virtual Output 21					
C1D8	Repeated for Virtual Output 22					
C1E0	Repeated for Virtual Output 23					
C1E8	Repeated for Virtual Output 24					
C1F0	Repeated for Virtual Output 25					
C1F8	Repeated for Virtual Output 26					
C200	Repeated for Virtual Output 27					
C208	Repeated for Virtual Output 28					
C210	Repeated for Virtual Output 29					
C218	Repeated for Virtual Output 30					
C220	Repeated for Virtual Output 31					
C228	Repeated for Virtual Output 32					
C230	Repeated for Virtual Output 33					
C238	Repeated for Virtual Output 34					
C240	Repeated for Virtual Output 35					
C248	Repeated for Virtual Output 36					

Table B-9: MODBUS MEMORY MAP (Sheet 40 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
C250	Repeated for Virtual Output 37					
C258	Repeated for Virtual Output 38		-			
C260	Repeated for Virtual Output 39		-			
C268	Repeated for Virtual Output 40					
C270	Repeated for Virtual Output 41					
C278	Repeated for Virtual Output 42					
C280	Repeated for Virtual Output 43					
C288	Repeated for Virtual Output 44					
C290	Repeated for Virtual Output 45					
C298	Repeated for Virtual Output 46					
C2A0	Repeated for Virtual Output 47					
C2A8	Repeated for Virtual Output 48					
C2B0	Repeated for Virtual Output 49					
C2B8	Repeated for Virtual Output 50					
C2C0	Repeated for Virtual Output 51					
C2C8	Repeated for Virtual Output 52					
C2D0	Repeated for Virtual Output 53					
C2D8	Repeated for Virtual Output 54					
C2E0	Repeated for Virtual Output 55					
C2E8	Repeated for Virtual Output 56					
C2E0	Repeated for Virtual Output 55					
C2F8	Repeated for Virtual Output 57					
C300	Repeated for Virtual Output 59					
C308	Repeated for Virtual Output 59					
C310	Repeated for Virtual Output 60					
C310	Repeated for Virtual Output 62					
C318	Repeated for Virtual Output 62					
C320	Repeated for Virtual Output 64					
C330 C338	Repeated for Virtual Output 65					
C338	Repeated for Virtual Output 66					
	Repeated for Virtual Output 67					
C348	Repeated for Virtual Output 68					
C350	Repeated for Virtual Output 69					
C358	Repeated for Virtual Output 70					
C360	Repeated for Virtual Output 71					
C368	Repeated for Virtual Output 72					
C370	Repeated for Virtual Output 73					
C378	Repeated for Virtual Output 74					
C380	Repeated for Virtual Output 75					
C388	Repeated for Virtual Output 76					
C390	Repeated for Virtual Output 77					
C398	Repeated for Virtual Output 78					
C3A0	Repeated for Virtual Output 79					
C3A8	Repeated for Virtual Output 80					
C3B0	Repeated for Virtual Output 81					
C3B8	Repeated for Virtual Output 82					
C3C0	Repeated for Virtual Output 83					
C3C8	Repeated for Virtual Output 84					
C3D0	Repeated for Virtual Output 85					
C3D8	Repeated for Virtual Output 86					
C3E0	Repeated for Virtual Output 87					
C3E8	Repeated for Virtual Output 88					
C3F0	Repeated for Virtual Output 89					
C3F8	Repeated for Virtual Output 90					

Table B-9: MODBUS MEMORY MAP (Sheet 41 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
C400	Repeated for Virtual Output 91					
C408	Repeated for Virtual Output 92					
C410	Repeated for Virtual Output 93					
C418	Repeated for Virtual Output 94					
C420	Repeated for Virtual Output 95					
C428	Repeated for Virtual Output 96					
	y (Read/Write Setting)					
C430	Test Mode Function	0 to 1		1	F102	0 (Disabled)
C431	Force VFD and LED	0 to 1		1	F126	0 (No)
C432	Test Mode Initiate	0 to 65535		1	F300	1
	y (Read/Write Command)					
C433	Clear All Relay Records Command	0 to 1		1	F126	0 (No)
	Dutputs (Read/Write Setting) (64 modules)					- (- /
C440	Contact Output 1 Name				F205	"Cont Op 1"
C446	Contact Output 1 Operation	0 to 65535		1	F300	0
C447	Contact Output 1 Seal In	0 to 65535		1	F300	0
C448	Latching Output 1 Reset	0 to 65535		1	F300	0
C449	Contact Output 1 Events	0 to 1		1	F102	1 (Enabled)
C44A	Latching Output 1 Type	0 to 1		1	F090	0 (Operate-dominant)
C44B	Reserved				F001	0
C44C	Repeated for Contact Output 2					
C458	Repeated for Contact Output 3					
C464	Repeated for Contact Output 4					
C470	Repeated for Contact Output 5					
C47C	Repeated for Contact Output 6					
C488	Repeated for Contact Output 7					
C494	Repeated for Contact Output 8					
C4A0	Repeated for Contact Output 9					
C4AC	Repeated for Contact Output 10					
C4B8	Repeated for Contact Output 11					
C4C4	Repeated for Contact Output 12					
C4D0	Repeated for Contact Output 13					
C4DC	Repeated for Contact Output 14					
C4E8	Repeated for Contact Output 15					
C4F4	Repeated for Contact Output 16					
C500	Repeated for Contact Output 17					
C50C	Repeated for Contact Output 18					
C518	Repeated for Contact Output 19					
C524	Repeated for Contact Output 20					
C530	Repeated for Contact Output 21		1	<u> </u>		
C53C	Repeated for Contact Output 22					
C548	Repeated for Contact Output 23		1	<u> </u>		
C554	Repeated for Contact Output 24					
C560	Repeated for Contact Output 25					
C56C	Repeated for Contact Output 26		1	1		
C578	Repeated for Contact Output 27			1		
C584	Repeated for Contact Output 28			1		
C590	Repeated for Contact Output 29		1	1		
C59C	Repeated for Contact Output 30					
C5A8	Repeated for Contact Output 31			1		
C5B4	Repeated for Contact Output 32			<u> </u>		
C5C0	Repeated for Contact Output 33			1		
C5CC	Repeated for Contact Output 34		1	1		
C5D8	Repeated for Contact Output 35		1	<u> </u>		
0.000		1			I	

Table B-9: MODBUS MEMORY MAP (Sheet 42 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
C5E4	Repeated for Contact Output 36					
C5F0	Repeated for Contact Output 37					
C5FC	Repeated for Contact Output 38					
C608	Repeated for Contact Output 39					
C614	Repeated for Contact Output 40					
C620	Repeated for Contact Output 41					
C62C	Repeated for Contact Output 42					
C638	Repeated for Contact Output 43					
C644	Repeated for Contact Output 44					
C650	Repeated for Contact Output 45					
C65C	Repeated for Contact Output 46					
C668	Repeated for Contact Output 47					
C674	Repeated for Contact Output 48					
C680	Repeated for Contact Output 49					
C68C	Repeated for Contact Output 50					
C698	Repeated for Contact Output 51					
C6A4	Repeated for Contact Output 52					
C6B0	Repeated for Contact Output 53					
C6BC	Repeated for Contact Output 54					
C6C8	Repeated for Contact Output 55					
C6D4	Repeated for Contact Output 56					
C6E0	Repeated for Contact Output 57					
C6EC	Repeated for Contact Output 58					
C6F8	Repeated for Contact Output 59					
C704	Repeated for Contact Output 60					
C710	Repeated for Contact Output 61					
C71C	Repeated for Contact Output 61					
C728	Repeated for Contact Output 62					
C734	Repeated for Contact Output 64					
	ead/Write Setting)					
C750	FlexLogic [™] operand which initiates a reset	0 to 65535		1	F300	0
Control F	Pushbuttons (Read/Write Setting) (7 modules)					
C760	Control Pushbutton 1 Function	0 to 1		1	F102	0 (Disabled)
C761	Control Pushbutton 1 Events	0 to 1		1	F102	0 (Disabled)
C762	Repeated for Control Pushbutton 2					. ,
C764	Repeated for Control Pushbutton 3					
C766	Repeated for Control Pushbutton 4					
C768	Repeated for Control Pushbutton 5					
C76A	Repeated for Control Pushbutton 6					
C76C	Repeated for Control Pushbutton 7					
Clear Re	cords (Read/Write Setting)					
C770	Clear Fault Reports operand	0 to 65535		1	F300	0
C772	Clear Event Records operand	0 to 65535		1	F300	0
C773	Clear Oscillography operand	0 to 65535		1	F300	0
C774	Clear Data Logger operand	0 to 65535		1	F300	0
C775	Clear Breaker 1 Arcing Current operand	0 to 65535		1	F300	0
C776	Clear Breaker 2 Arcing Current operand	0 to 65535		1	F300	0
C777	Clear Breaker 3 Arcing Current operand	0 to 65535		1	F300	0
C778	Clear Breaker 4 Arcing Current operand	0 to 65535		1	F300	0
C77B	Clear Demand operand	0 to 65535		1	F300	0
C77C	Clear Channel Status operand	0 to 65535		1	F300	0
C77D	Clear Energy operand	0 to 65535		1	F300	0
C77F	Clear Unauthorized Access operand	0 to 65535		1	F300	0
	Reserved (13 items)				F001	0
C782						

Table B-9: MODBUS MEMORY MAP (Sheet 43 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
Force Co	ntact Inputs/Outputs (Read/Write Settings)					
C7A0	Force Contact Input x State (96 items)	0 to 2		1	F144	0 (Disabled)
C800	Force Contact Output x State (64 items)	0 to 3		1	F131	0 (Disabled)
L90 Chan	nel Tests (Read/Write)	1		1		
C840	Local Loopback Function	0 to 1		1	F126	0 (No)
C841	Local Loopback Channel	1 to 2		1	F001	1
C842	Remote Loopback Function	0 to 1		1	F126	0 (No)
C843	Remote Loopback Channel	1 to 2		1	F001	1
C844	Remote Diagnostics Transmit	0 to 2		1	F223	0 (NO TEST)
Direct Inp	out/Output Settings (Read/Write Setting)	•		•		•
C850	Direct Input Default States (8 items)	0 to 1		1	F108	0 (Off)
C858	Direct Input Default States (8 items)	0 to 1		1	F108	0 (Off)
C860	Direct Output x 1 Operand (8 items)	0 to 65535		1	F300	0
C868	Direct Output x 2 Operand (8 items)	0 to 65535		1	F300	0
Remote D	Devices (Read/Write Setting) (16 modules)	·				
CB00	Remote Device 1 ID				F202	"Remote Device 1"
CB08	Remote Device 1 Virtual LAN Identifier	0 to 4095		1	F001	0
CB09	Remote Device 1 Ethernet APPID	0 to 16383		1	F001	0
CB0A	Repeated for Device 2					
CB14	Repeated for Device 3					
CB1E	Repeated for Device 4					
CB28	Repeated for Device 5					
CB32	Repeated for Device 6					
CB3C	Repeated for Device 7					
CB46	Repeated for Device 8					
CB50	Repeated for Device 9					
CB5A	Repeated for Device 10					
CB64	Repeated for Device 11					
CB6E	Repeated for Device 12					
CB78	Repeated for Device 13					
CB82	Repeated for Device 14					
CB8C	Repeated for Device 15					
CB96	Repeated for Device 16					
Remote I	nputs (Read/Write Setting) (64 modules)					
CBA0	Remote Input 1 Device	1 to 16		1	F001	1
CBA1	Remote Input 1 Bit Pair	0 to 64		1	F156	0 (None)
CBA2	Remote Input 1 Default State	0 to 3		1	F086	0 (Off)
CBA3	Remote Input 1 Events	0 to 1		1	F102	0 (Disabled)
CBA4	Remote Input 1 Name	1 to 64		1	F205	"Rem lp 1"
CBAA	Repeated for Remote Input 2					
CBB4	Repeated for Remote Input 3					
CBBE	Repeated for Remote Input 4					
CBC8	Repeated for Remote Input 5					
CBD2	Repeated for Remote Input 6					
CBDC	Repeated for Remote Input 7					
CBE6	Repeated for Remote Input 8					
CBF0	Repeated for Remote Input 9					
CBFA	Repeated for Remote Input 10					
CC04	Repeated for Remote Input 11					
CC0E	Repeated for Remote Input 12					
CC18	Repeated for Remote Input 13					
CC22	Repeated for Remote Input 14					
CC2C	Repeated for Remote Input 15					
CC36	Repeated for Remote Input 16					

Table B-9: MODBUS MEMORY MAP (Sheet 44 of 46)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
CC40	Repeated for Remote Input 17					
CC4A	Repeated for Remote Input 18					
CC54	Repeated for Remote Input 19					
CC5E	Repeated for Remote Input 20					
CC68	Repeated for Remote Input 21					
CC72	Repeated for Remote Input 22					
CC7C	Repeated for Remote Input 23					
CC86	Repeated for Remote Input 24					
CC90	Repeated for Remote Input 25					
CC9A	Repeated for Remote Input 26					
CCA4	Repeated for Remote Input 27					
CCAE	Repeated for Remote Input 28					
CCB8	Repeated for Remote Input 29					
CCC2	Repeated for Remote Input 30					
CCCC	Repeated for Remote Input 31					
CCD6	Repeated for Remote Input 32					
CCE0	Repeated for Remote Input 33					
CCEA	Repeated for Remote Input 34					
CCF4	Repeated for Remote Input 35					
CCFE	Repeated for Remote Input 66					
CD08	Repeated for Remote Input 37					
CD12	Repeated for Remote Input 38					
CD12	Repeated for Remote Input 39					
CD26	Repeated for Remote Input 33					
CD30	Repeated for Remote Input 41					
CD30	Repeated for Remote Input 42					
CD3A CD44	Repeated for Remote Input 43					
CD4E	Repeated for Remote Input 44					
CD4L CD58	Repeated for Remote Input 45					
CD30 CD62	Repeated for Remote Input 46					
CD62	Repeated for Remote Input 47					
CD76	Repeated for Remote Input 48					
CD70	Repeated for Remote Input 49					
CD80	Repeated for Remote Input 49					
CD8A CD94	Repeated for Remote Input 50					
CD94 CD9E	Repeated for Remote Input 51					
CD9E CDA8						
	Repeated for Remote Input 53					
CDB2	Repeated for Remote Input 54					
CDBC	Repeated for Remote Input 55					
CDC6	Repeated for Remote Input 56		 			
CDD0	Repeated for Remote Input 57		 			
CDDA CDE4	Repeated for Remote Input 58 Repeated for Remote Input 59					
CDE4						
	Repeated for Remote Input 60		 			
CDF8	Repeated for Remote Input 61					
CE02	Repeated for Remote Input 62		<u> </u>			
CE0C	Repeated for Remote Input 63					
CE16	Repeated for Remote Input 64					
	Dutput DNA Pairs (Read/Write Setting) (32 modules)			4	E000	0
CE20	Remote Output DNA 1 Operand	0 to 65535		1	F300	0 0 (Dischlad)
CE21	Remote Output DNA 1 Events	0 to 1		1	F102	0 (Disabled)
CE22	Reserved (2 items)	0 to 1		1	F001	0
CE24	Repeated for Remote Output 2					
CE28	Repeated for Remote Output 3					

APPENDIX B

Table B-9: MODBUS MEMORY MAP (Sheet 45 of 46)

Table B-9: MODBUS MEMORY MAP (Sheet 46 of 46)

	REGISTER NAME	R	ADDR	REG	GISTER NA	ME			RANGE	
CE2C	Repeated for Remote Output 4		CEF8		epeated for		utput 23			
CE2C CE30	Repeated for Remote Output 4		CEFC		epeated for				┼─╂────	
CE34	Repeated for Remote Output 6		CF00		epeated for					
CE34 CE38	Repeated for Remote Output 7		CF04		epeated for		-		┼╴╂	
CE3C	Repeated for Remote Output 8		CF08		epeated for					
CE40	Repeated for Remote Output 9		CF0C		epeated for		•			
CE40 CE44	Repeated for Remote Output 10		CF10		epeated for					
CE44 CE48	Repeated for Remote Output 10		CF14		epeated for		-			
CE40 CE4C	Repeated for Remote Output 11		CF14 CF18		epeated for		-			
			CF18 CF1C		epeated for		•			
CE50 CE54	Repeated for Remote Output 13		CFIC		epealed for	Remote O	ulpul 32			
CE54 CE58	Repeated for Remote Output 14									
	Repeated for Remote Output 15									
CE5C CE60	Repeated for Remote Output 16									
	Repeated for Remote Output 17									
CE64	Repeated for Remote Output 18									
CE68	Repeated for Remote Output 19									
CE6C	Repeated for Remote Output 20									
CE70	Repeated for Remote Output 21									
CE74	Repeated for Remote Output 22									
CE78	Repeated for Remote Output 23									
CE7C	Repeated for Remote Output 24									
CE80	Repeated for Remote Output 25									
CE84	Repeated for Remote Output 26									
CE88	Repeated for Remote Output 27									
CE8C	Repeated for Remote Output 28									
CE90	Repeated for Remote Output 29									
CE94	Repeated for Remote Output 30									
CE98	Repeated for Remote Output 31									
CE9C	Repeated for Remote Output 32									
	Dutput UserSt Pairs (Read/Write Setting) (32 modules)	0.40	CEEDE			4	F200	0		
	Remote Output UserSt 1 Operand		65535			1	F300	0		
	· · ·		4- 4			4	E400	0 (Disabled	-1)	
	Remote Output UserSt 1 Events	0	to 1			1	F102	0 (Disabled	()	
CEA2	Remote Output UserSt 1 Events Reserved (2 items)	0	to 1 to 1			1 1	F102 F001	0 (Disabled 0		
CEA2 CEA4	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2	0							(k	
CEA2 CEA4 CEA8	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3	0								
CEA2 CEA4 CEA8 CEAC	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4	0								
CEA2 CEA4 CEA8 CEAC CEB0	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5	0								
CEA2 CEA4 CEA8 CEAC CEB0 CEB4	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6	0								
CEA2 CEA4 CEA8 CEAC CEB0 CEB4 CEB8	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7	0							(t) 	
CEA2 CEA4 CEA8 CEAC CEB0 CEB4 CEB8 CEBC	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 8	0							(t) 	
CEA2 CEA4 CEA8 CEAC CEB0 CEB4 CEB8 CEBC CEC0	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 8 Repeated for Remote Output 8 Repeated for Remote Output 9	0								
CEA2 CEA4 CEA8 CEAC CEB0 CEB4 CEB8 CEBC CEC0 CEC4	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 8 Repeated for Remote Output 9 Repeated for Remote Output 10	0								
CEA2 CEA4 CEA8 CEAC CEB0 CEB4 CEB8 CEBC CEC0 CEC4 CEC8	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 8 Repeated for Remote Output 9 Repeated for Remote Output 10 Repeated for Remote Output 11	0								
CEA2 CEA4 CEA8 CEAC CEB0 CEB4 CEB8 CEBC CEC0 CEC4 CEC8 CECC	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 7 Repeated for Remote Output 8 Repeated for Remote Output 9 Repeated for Remote Output 10 Repeated for Remote Output 11 Repeated for Remote Output 12	0								
CEA2 CEA4 CEA8 CEAC CEB0 CEB4 CEB8 CEBC CEC0 CEC0 CEC4 CEC8 CECC CED0	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 7 Repeated for Remote Output 9 Repeated for Remote Output 9 Repeated for Remote Output 10 Repeated for Remote Output 11 Repeated for Remote Output 12 Repeated for Remote Output 13	0								
CEA2 CEA4 CEA8 CEAC CEB0 CEB4 CEB8 CEBC CEC0 CEC4 CEC8 CECC CED0 CED4	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 7 Repeated for Remote Output 8 Repeated for Remote Output 9 Repeated for Remote Output 10 Repeated for Remote Output 11 Repeated for Remote Output 12 Repeated for Remote Output 13 Repeated for Remote Output 14	0								
CEA2 CEA4 CEA8 CEAC CEB0 CEB4 CEB8 CEBC CEC0 CEC0 CEC4 CEC8 CECC CED0 CED4 CED8	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 7 Repeated for Remote Output 8 Repeated for Remote Output 9 Repeated for Remote Output 10 Repeated for Remote Output 11 Repeated for Remote Output 12 Repeated for Remote Output 13 Repeated for Remote Output 14 Repeated for Remote Output 15	0							d)	
CEA2 CEA4 CEA8 CEAC CEB0 CEB4 CEB8 CEBC CEC0 CEC0 CEC4 CEC8 CECC CED0 CED4 CED8 CEDC	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 8 Repeated for Remote Output 9 Repeated for Remote Output 10 Repeated for Remote Output 11 Repeated for Remote Output 12 Repeated for Remote Output 13 Repeated for Remote Output 14 Repeated for Remote Output 15 Repeated for Remote Output 16	0							3) 	
CEA2 CEA4 CEA8 CEB0 CEB4 CEB8 CEBC CEC0 CEC4 CEC8 CECC CEC0 CEC4 CEC8 CECC CED0 CED4 CED8 CEDC CEE0	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 8 Repeated for Remote Output 9 Repeated for Remote Output 10 Repeated for Remote Output 11 Repeated for Remote Output 12 Repeated for Remote Output 13 Repeated for Remote Output 14 Repeated for Remote Output 15 Repeated for Remote Output 16 Repeated for Remote Output 17	0							d)	
CEA2 CEA4 CEA8 CEB0 CEB4 CEB8 CEBC CEC0 CEC4 CEC2 CEC0 CEC4 CEC2 CED0 CED4 CED8 CEDC CEE0 CEE0 CEE4	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 8 Repeated for Remote Output 9 Repeated for Remote Output 10 Repeated for Remote Output 11 Repeated for Remote Output 12 Repeated for Remote Output 13 Repeated for Remote Output 14 Repeated for Remote Output 15 Repeated for Remote Output 16 Repeated for Remote Output 17 Repeated for Remote Output 17 Repeated for Remote Output 18	0							3) 	
CEA2 CEA4 CEA8 CEB0 CEB4 CEB8 CEBC CEC0 CEC4 CEC8 CECC CED0 CED4 CED8 CEDC CED0 CED4 CED8 CEDC CEE0 CEE4 CEE8	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 8 Repeated for Remote Output 9 Repeated for Remote Output 10 Repeated for Remote Output 11 Repeated for Remote Output 12 Repeated for Remote Output 13 Repeated for Remote Output 14 Repeated for Remote Output 13 Repeated for Remote Output 14 Repeated for Remote Output 15 Repeated for Remote Output 15 Repeated for Remote Output 17 Repeated for Remote Output 18 Repeated for Remote Output 17	0							3) 	
CEA2 CEA4 CEA8 CEB0 CEB4 CEB8 CEBC CEC0 CEC4 CEC8 CECC CED0 CED4 CED8 CEDC CED0 CED4 CED8 CEDC CEE0 CEE4 CEE8 CEEC	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 7 Repeated for Remote Output 9 Repeated for Remote Output 10 Repeated for Remote Output 11 Repeated for Remote Output 12 Repeated for Remote Output 13 Repeated for Remote Output 14 Repeated for Remote Output 15 Repeated for Remote Output 16 Repeated for Remote Output 17 Repeated for Remote Output 18 Repeated for Remote Output 19 Repeated for Remote Output 19 Repeated for Remote Output 19 Repeated for Remote Output 20	0							d)	
CEA2 CEA4 CEA8 CEB0 CEB4 CEB8 CEBC CEC0 CEC4 CEC8 CECC CED0 CED4 CED8 CEDC CED0 CED4 CED8 CEDC CEE0 CEE4 CEE8	Remote Output UserSt 1 Events Reserved (2 items) Repeated for Remote Output 2 Repeated for Remote Output 3 Repeated for Remote Output 4 Repeated for Remote Output 5 Repeated for Remote Output 6 Repeated for Remote Output 7 Repeated for Remote Output 8 Repeated for Remote Output 9 Repeated for Remote Output 10 Repeated for Remote Output 11 Repeated for Remote Output 12 Repeated for Remote Output 13 Repeated for Remote Output 14 Repeated for Remote Output 13 Repeated for Remote Output 14 Repeated for Remote Output 15 Repeated for Remote Output 15 Repeated for Remote Output 17 Repeated for Remote Output 18 Repeated for Remote Output 17	0							d)	

B.4.2 DATA FORMATS

F001

UR_UINT16 UNSIGNED 16 BIT INTEGER

F002

UR_SINT16 SIGNED 16 BIT INTEGER

F003

UR_UINT32 UNSIGNED 32 BIT INTEGER (2 registers)

High order word is stored in the first register. Low order word is stored in the second register.

F004

UR_SINT32 SIGNED 32 BIT INTEGER (2 registers)

High order word is stored in the first register/ Low order word is stored in the second register.

F005

UR_UINT8 UNSIGNED 8 BIT INTEGER

F006

UR_SINT8 SIGNED 8 BIT INTEGER

F011

UR_UINT16 FLEXCURVE DATA (120 points)

A FlexCurve is an array of 120 consecutive data points (x, y) which are interpolated to generate a smooth curve. The y-axis is the user defined trip or operation time setting; the x-axis is the pickup ratio and is pre-defined. Refer to format F119 for a listing of the pickup ratios; the enumeration value for the pickup ratio indicates the offset into the FlexCurve base address where the corresponding time value is stored.

F012

DISPLAY_SCALE DISPLAY SCALING (unsigned 16-bit integer)

MSB indicates the SI units as a power of ten. LSB indicates the number of decimal points to display.

Example: Current values are stored as 32 bit numbers with three decimal places and base units in Amps. If the retrieved value is 12345.678 A and the display scale equals 0x0302 then the displayed value on the unit is 12.35 kA.

F013

POWER_FACTOR (SIGNED 16 BIT INTEGER)

Positive values indicate lagging power factor; negative values indicate leading.

F040

UR_UINT48 48-BIT UNSIGNED INTEGER

F050

UR_UINT32 TIME and DATE (UNSIGNED 32 BIT INTEGER)

Gives the current time in seconds elapsed since 00:00:00 January 1, 1970.

F051

UR_UINT32 DATE in SR format (alternate format for F050)

First 16 bits are Month/Day (MM/DD/xxxx). Month: 1=January, 2=February,...,12=December; Day: 1 to 31 in steps of 1 Last 16 bits are Year (xx/xx/YYYY): 1970 to 2106 in steps of 1

F052

UR_UINT32 TIME in SR format (alternate format for F050)

First 16 bits are Hours/Minutes (HH:MM:xx.xxx). Hours: 0=12am, 1=1am,...,12=12pm,...23=11pm; Minutes: 0 to 59 in steps of 1

Last 16 bits are Seconds (xx:xx:.SS.SSS): 0=00.000s, 1=00.001,...,59999=59.999s)

F060 FLOATING_POINT IEEE FLOATING POINT (32 bits)

F070 HEX2 2 BYTES - 4 ASCII DIGITS

F071

HEX4 4 BYTES - 8 ASCII DIGITS

F072 HEX6 6 BYTES - 12 ASCII DIGITS

F073

HEX8 8 BYTES - 16 ASCII DIGITS

F074

HEX20 20 BYTES - 40 ASCII DIGITS

F081

ENUMERATION: AUTORECLOSE 1P/3P BKR FAIL OPTION

0 = Continue, 1 = Lockout

ENUMERATION: AUTORECLOSE SINGLE-PHASE / THREE-PHASE BREAKER SEQUENCE

0 = 1, 1 = 2, 2 = 1 & 2, 3 = 1 - 2, 4 = 2 - 1

R

ENUMERATION: SELECTOR MODES

0 = Time-Out, 1 = Acknowledge

F084

F083

ENUMERATION: SELECTOR POWER UP

0 = Restore, 1 = Synchronize, 2 = Sync/Restore

F085

ENUMERATION: POWER SWING SHAPE

0 = Mho Shape, 1 = Quad Shape

F086

ENUMERATION: DIGITAL INPUT DEFAULT STATE

0 = Off, 1 = On, 2= Latest/Off, 3 = Latest/On

F090 ENUMERATION: LATCHING OUTPUT TYPE

0 = Operate-dominant, 1 = Reset-dominant

F100

ENUMERATION: VT CONNECTION TYPE

0 = Wye; 1 = Delta

F101 ENUMERATION: MESSAGE DISPLAY INTENSITY

0 = 25%, 1 = 50%, 2 = 75%, 3 = 100%

F102 ENUMERATION: DISABLED/ENABLED

0 = Disabled; 1 = Enabled

F103 ENUMERATION: CURVE SHAPES

bitmask	curve shape	bitmas
0	IEEE Mod Inv	9
1	IEEE Very Inv	10
2	IEEE Ext Inv	11
3	IEC Curve A	12
4	IEC Curve B	13
5	IEC Curve C	14
6	IEC Short Inv	15
7	IAC Ext Inv	16
8	IAC Very Inv	

	bitmask	curve shape
	9	IAC Inverse
l	10	IAC Short Inv
l	11	l2t
l	12	Definite Time
l	13	FlexCurve™ A
l	14	FlexCurve™ B
l	15	FlexCurve™ C
	16	FlexCurve™ D
1		

F104

ENUMERATION: RESET TYPE

0 = Instantaneous, 1 = Timed, 2 = Linear

F105 ENUMERATION: LOGIC INPUT

0 = Disabled, 1 = Input 1, 2 = Input 2

F106

ENUMERATION: PHASE ROTATION

0 = ABC, 1 = ACB

F108

ENUMERATION: OFF/ON

0 = Off, 1 = On

F109

ENUMERATION: CONTACT OUTPUT OPERATION

0 = Self-reset, 1 = Latched, 2 = Disabled

F110

ENUMERATION: CONTACT OUTPUT LED CONTROL

0 = Trip, 1 = Alarm, 2 = None

F111

ENUMERATION: UNDERVOLTAGE CURVE SHAPES

0 = Definite Time, 1 = Inverse Time

F112 ENUMERATION: RS485 BAUD RATES

bitmask	value	bitmask	value
0	300	4	9600
1	1200	5	19200
2	2400	6	38400
3	4800	7	57600

bitmask	value
8	115200
9	14400
10	28800
11	33600

F113 ENUMERATION: PARITY

0 = None, 1 = Odd, 2 = Even

F114

ENUMERATION: IRIG-B SIGNAL TYPE

0 = None, 1 = DC Shift, 2 = Amplitude Modulated

F115

ENUMERATION: BREAKER STATUS

0 = Auxiliary A, 1 = Auxiliary B

F116

ENUMERATION: NEUTRAL OVERVOLTAGE CURVES

0 = Definite Time, 1 = FlexCurveTM A, 2 = FlexCurveTM B, 3 = FlexCurveTM C

F117

ENUMERATION: NUMBER OF OSCILLOGRAPHY RECORDS

 $0 = 1 \times 72$ cycles, $1 = 3 \times 36$ cycles, $2 = 7 \times 18$ cycles, $3 = 15 \times 9$ cycles

F118

ENUMERATION: OSCILLOGRAPHY MODE

0 = Automatic Overwrite, 1 = Protected

F119 ENUMERATION: FLEXCURVE™ PICKUP RATIOS

mask	value	mask	value	mask	value	mask	value
0	0.00	30	0.88	60	2.90	90	5.90
1	0.05	31	0.90	61	3.00	91	6.00
2	0.10	32	0.91	62	3.10	92	6.50
3	0.15	33	0.92	63	3.20	93	7.00
4	0.20	34	0.93	64	3.30	94	7.50
5	0.25	35	0.94	65	3.40	95	8.00
6	0.30	36	0.95	66	3.50	96	8.50
7	0.35	37	0.96	67	3.60	97	9.00
8	0.40	38	0.97	68	3.70	98	9.50
9	0.45	39	0.98	69	3.80	99	10.00
10	0.48	40	1.03	70	3.90	100	10.50
11	0.50	41	1.05	71	4.00	101	11.00
12	0.52	42	1.10	72	4.10	102	11.50
13	0.54	43	1.20	73	4.20	103	12.00
14	0.56	44	1.30	74	4.30	104	12.50
15	0.58	45	1.40	75	4.40	105	13.00
16	0.60	46	1.50	76	4.50	106	13.50
17	0.62	47	1.60	77	4.60	107	14.00
18	0.64	48	1.70	78	4.70	108	14.50
19	0.66	49	1.80	79	4.80	109	15.00
20	0.68	50	1.90	80	4.90	110	15.50
21	0.70	51	2.00	81	5.00	111	16.00
22	0.72	52	2.10	82	5.10	112	16.50
23	0.74	53	2.20	83	5.20	113	17.00
24	0.76	54	2.30	84	5.30	114	17.50
25	0.78	55	2.40	85	5.40	115	18.00
26	0.80	56	2.50	86	5.50	116	18.50
27	0.82	57	2.60	87	5.60	117	19.00
28	0.84	58	2.70	88	5.70	118	19.50
29	0.86	59	2.80	89	5.80	119	20.00

F120

ENUMERATION: DISTANCE SHAPE

0 = Mho, 1 = Quad

F122

ENUMERATION: ELEMENT INPUT SIGNAL TYPE

0 = Phasor, 1 = RMS

F123

ENUMERATION: CT SECONDARY

0 = 1 A, 1 = 5 A

ENUMERATION: LIST OF ELEMENTS

bitmask	element
0	Phase Instantaneous Overcurrent 1
1	Phase Instantaneous Overcurrent 2
2	Phase Instantaneous Overcurrent 3
3	Phase Instantaneous Overcurrent 4
4	Phase Instantaneous Overcurrent 5
5	Phase Instantaneous Overcurrent 6
6	Phase Instantaneous Overcurrent 7
7	Phase Instantaneous Overcurrent 8
8	Phase Instantaneous Overcurrent 9
9	Phase Instantaneous Overcurrent 10
10	Phase Instantaneous Overcurrent 11
11	Phase Instantaneous Overcurrent 12
16	Phase Time Overcurrent 1
17	Phase Time Overcurrent 2
18	Phase Time Overcurrent 3
19	Phase Time Overcurrent 4
20	Phase Time Overcurrent 5
21	Phase Time Overcurrent 6
24	Phase Directional Overcurrent 1
25	Phase Directional Overcurrent 2
32	Neutral Instantaneous Overcurrent 1
33	Neutral Instantaneous Overcurrent 2
34	Neutral Instantaneous Overcurrent 3
35	Neutral Instantaneous Overcurrent 4
36	Neutral Instantaneous Overcurrent 5
37	Neutral Instantaneous Overcurrent 6
38	Neutral Instantaneous Overcurrent 7
39	Neutral Instantaneous Overcurrent 8
40	Neutral Instantaneous Overcurrent 9
41	Neutral Instantaneous Overcurrent 10
42	Neutral Instantaneous Overcurrent 11
43	Neutral Instantaneous Overcurrent 12
48	Neutral Time Overcurrent 1
49	Neutral Time Overcurrent 2
50	Neutral Time Overcurrent 3
51	Neutral Time Overcurrent 4
52	Neutral Time Overcurrent 5
53	Neutral Time Overcurrent 6
56	Neutral Directional Overcurrent 1
57	Neutral Directional Overcurrent 2
60	Negative Sequence Directional Overcurrent 1
61	Negative Sequence Directional Overcurrent 2
64	Ground Instantaneous Overcurrent 1
65	Ground Instantaneous Overcurrent 2
66	Ground Instantaneous Overcurrent 3
67	Ground Instantaneous Overcurrent 4
68	Ground Instantaneous Overcurrent 5
00	
69 70	Ground Instantaneous Overcurrent 6 Ground Instantaneous Overcurrent 7

bitmask	element
71	Ground Instantaneous Overcurrent 8
72	Ground Instantaneous Overcurrent 9
73	Ground Instantaneous Overcurrent 10
74	Ground Instantaneous Overcurrent 11
75	Ground Instantaneous Overcurrent 12
80	Ground Time Overcurrent 1
81	Ground Time Overcurrent 2
82	Ground Time Overcurrent 3
83	Ground Time Overcurrent 4
84	Ground Time Overcurrent 5
-	Ground Time Overcurrent 6
85	
96	Negative Sequence Instantaneous Overcurrent 1
97	Negative Sequence Instantaneous Overcurrent 2
112	Negative Sequence Time Overcurrent 1
113	Negative Sequence Time Overcurrent 2
120	Negative Sequence Overvoltage
140	Auxiliary Undervoltage 1
144	Phase Undervoltage 1
145	Phase Undervoltage 2
148	Auxiliary Overvoltage 1
152	Phase Overvoltage 1
156	Neutral Overvoltage 1
161	Phase Distance Zone 2
168	Line Pickup
172	Ground Distance Zone 1
173	Ground Distance Zone 2
180	Load Enchroachment
185	PUTT Pilot Scheme
190	Power Swing Detect
224	SRC1 VT Fuse Failure
225	SRC2 VT Fuse Failure
226	SRC3 VT Fuse Failure
227	SRC4 VT Fuse Failure
228	SRC5 VT Fuse Failure
229	SRC6 VT Fuse Failure
232	SRC1 50DD (Disturbance Detection)
233	SRC2 50DD (Disturbance Detection)
234	SRC3 50DD (Disturbance Detection)
235	SRC4 50DD (Disturbance Detection)
236	SRC5 50DD (Disturbance Detection)
237	SRC6 50DD (Disturbance Detection)
240	87L Current Differential 1
241	87L Current Differential 2
242	Open Pole Detector
244	50DD Disturbance Detector
245	Continuous Monitor
246	CT Failure
240	87L Trip (Current Differential Trip)
255	Stub Bus
255	Breaker 1
	Breaker 2
273	
280	Breaker Failure 1
281	Breaker Failure 2

APPENDIX B

bitmask	element
280	Breaker Failure 3
281	Breaker Failure 4
288	Breaker Arcing Current 1
289	Breaker Arcing Current 2
290	Breaker Arcing Current 3
291	Breaker Arcing Current 4
292	Breaker Arcing Current 5
293	Breaker Arcing Current 6
294	Breaker 1 Flashover
295	Breaker 2 Flashover
312	Synchrocheck 1
313	Synchrocheck 2
336	Setting Group
337	Reset
364	Open Pole Detector
376	Autoreclose 1P/3P
385	Selector 1
386	Selector 2
390	Control Pushbutton 1
390 391	Control Pushbutton 2
392	Control Pushbutton 3
393	Control Pushbutton 4
394	Control Pushbutton 5
395	Control Pushbutton 6
396	Control Pushbutton 7
400	FlexElement [™] 1
400	FlexElement [™] 2
401	FlexElement [™] 3
402	FlexElement [™] 4
404	FlexElement [™] 5
405	FlexElement [™] 6
406	FlexElement [™] 7
407	FlexElement [™] 8
420	Non-volatile Latch 1
421	Non-volatile Latch 2
421	Non-volatile Latch 3
422	Non-volatile Latch 4
423	Non-volatile Latch 5
425	Non-volatile Latch 6
426	Non-volatile Latch 7
427	Non-volatile Latch 8
428	Non-volatile Latch 9
429	Non-volatile Latch 10
430	Non-volatile Latch 11
431	Non-volatile Latch 12
432	Non-volatile Latch 13
433	Non-volatile Latch 14
434	Non-volatile Latch 15
435	Non-volatile Latch 16
433 544	Digital Counter 1
545	Digital Counter 2
545 546	-
546 547	Digital Counter 3
547	Digital Counter 4

bitmask	element
548	Digital Counter 5
549	Digital Counter 6
550	Digital Counter 7
551	Digital Counter 8
680	User-Programmable Pushbutton 1
681	User-Programmable Pushbutton 2
682	User-Programmable Pushbutton 3
683	User-Programmable Pushbutton 4
684	User-Programmable Pushbutton 5
685	User-Programmable Pushbutton 6
686	User-Programmable Pushbutton 7
687	User-Programmable Pushbutton 8
688	User-Programmable Pushbutton 9
689	User-Programmable Pushbutton 10
690	User-Programmable Pushbutton 11
691	User-Programmable Pushbutton 12
692	Digital Element 1
693	Digital Element 2
694	Digital Element 3
695	Digital Element 4
696	Digital Element 5
697	Digital Element 6
698	Digital Element 7
699	Digital Element 8
700	Digital Element 9
701	Digital Element 10
702	Digital Element 11
703	Digital Element 12
704	Digital Element 13
705	Digital Element 14
706	Digital Element 15
707	Digital Element 16
708	Digital Element 17
709	Digital Element 18
710	Digital Element 19
711	Digital Element 20
712	Digital Element 21
713	Digital Element 22
714	Digital Element 23
715	Digital Element 24
716	Digital Element 25
717	Digital Element 26
718	Digital Element 27
719	Digital Element 28
720	Digital Element 29
721	Digital Element 30
722	Digital Element 31
723	Digital Element 32
724	Digital Element 33
725	Digital Element 34
726	Digital Element 35
727	Digital Element 36
728	Digital Element 37
<u> </u>	1

B.4 MEMORY MAPPING

bitmask	element
729	Digital Element 38
730	Digital Element 39
731	Digital Element 40
732	Digital Element 41
733	Digital Element 42
734	Digital Element 43
735	Digital Element 44
736	Digital Element 45
737	Digital Element 46
738	Digital Element 47
739	Digital Element 48

F125

ENUMERATION: ACCESS LEVEL

0 = Restricted; 1 = Command, 2 = Setting, 3 = Factory Service

F126

ENUMERATION: NO/YES CHOICE

0 = No, 1 = Yes

F127 ENUMERATION: LATCHED OR SELF-RESETTING

0 = Latched, 1 = Self-Reset

F128

ENUMERATION: CONTACT INPUT THRESHOLD

0 = 17 V DC, 1 = 33 V DC, 2 = 84 V DC, 3 = 166 V DC

F129 ENUMERATION: FLEXLOGIC TIMER TYPE

0 = millisecond, 1 = second, 2 = minute

F130

ENUMERATION: SIMULATION MODE

0 = Off. 1 = Pre-Fault, 2 = Fault, 3 = Post-Fault

F131

ENUMERATION: FORCED CONTACT OUTPUT STATE

0 = Disabled, 1 = Energized, 2 = De-energized, 3 = Freeze

F132

ENUMERATION: DEMAND INTERVAL

0 = 5 min, 1 = 10 min, 2 = 15 min, 3 = 20 min, 4 = 30 min, 5 = 60 min

F133

ENUMERATION: PROGRAM STATE

0 = Not Programmed, 1 = Programmed

F134

ENUMERATION: PASS/FAIL

0 = Fail, 1 = OK, 2 = n/a

F135

ENUMERATION: GAIN CALIBRATION

0 = 0x1, 1 = 1x16

F136

ENUMERATION: NUMBER OF OSCILLOGRAPHY RECORDS

0 = 31 x 8 cycles, 1 = 15 x 16 cycles, 2 = 7 x 32 cycles 3 = 3 x 64 cycles, 4 = 1 x 128 cycles

F138

ENUMERATION: OSCILLOGRAPHY FILE TYPE

0 = Data File, 1 = Configuration File, 2 = Header File

F139

ENUMERATION: DEMAND CALCULATIONS

0 = Thermal Exponential, 1 = Block Interval, 2 = Rolling Demand

F140

ENUMERATION: CURRENT, SENS CURRENT, VOLTAGE, DISABLED

0 = Disabled, 1 = Current 46 A, 2 = Voltage 280 V, 3 = Current 4.6 A, 4 = Current 2 A, 5 = Notched 4.6 A,

6 = Notched 2 A

F141 ENUMERATION: SELF TEST ERROR

bitmask	error			
0	Any Self Tests			
1	IRIG-B Failure			
2	DSP Error			
4	No DSP Interrupts			
5	Unit Not Calibrated			
9	Prototype Firmware			
10	Flexlogic Error Token			
11	Equipment Mismatch			
13	Unit Not Programmed			
14	System Exception			
15	Latching Out Error			
18	SNTP Failure			
19	Battery Failure			
20	Primary Ethernet Failure			
21	Secondary Ethernet Failure			
22	EEPROM Data Error			
23	SRAM Data Error			
24	Program Memory			
25	Watchdog Error			

APPENDIX B

bitmask	error			
26	Low On Memory			
27	Remote Device Off			
30	Any Minor Error			
31	Any Major Error			

F142

ENUMERATION: EVENT RECORDER ACCESS FILE TYPE

0 = All Record Data, 1 = Headers Only, 2 = Numeric Event Cause

F143

UR_UINT32: 32 BIT ERROR CODE (F141 specifies bit number)

A bit value of 0 = no error, 1 = error

F144

ENUMERATION: FORCED CONTACT INPUT STATE

0 = Disabled, 1 = Open, 2 = Closed

F145 ENUMERATION: ALPHABET LETTER

bitmask	type	bitmask	type	bitmask	type	bitmask	type
0	null	7	G	14	N	21	U
1	А	8	Н	15	0	22	V
2	В	9	I	16	Р	23	W
3	С	10	J	17	Q	24	Х
4	D	11	К	18	R	25	Y
5	E	12	L	19	S	26	Z
6	F	13	М	20	Т		

F146

ENUMERATION: MISCELLANEOUS EVENT CAUSES

bitmask	definition			
0	Events Cleared			
1	Oscillography Triggered			
2	Date/time Changed			
3	Default Settings Loaded			
4	Test Mode On			
5	Test Mode Off			
6	Power On			
7	Power Off			
8	Relay In Service			
9	Relay Out Of Service			
10	Watchdog Reset			
11	Oscillography Clear			
12	Reboot Command			
13	Led Test Initiated			
14	Flash Programming			
15	Fault Report Trigger			
16	User Programmable Fault Report Trigger			
17	Corrupt DSP Program			

bitmask definition

18 Reload DSP Settings

F147

ENUMERATION: LINE LENGTH UNITS

0 = km, 1 = miles

F148

ENUMERATION: FAULT TYPE

bitmask	fault type	bitmask	fault type
0	NA	6	AC
1	AG	7	ABG
2	BG	8	BCG
3	CG	9	ACG
4	AB	10	ABC
5	BC	11	ABCG

F151 ENUMERATION: RTD SELECTION

bitmask	RTD#	bitmask	RTD#		bitmask	RTD#
0	NONE	17	RTD 17		33	RTD 33
1	RTD 1	18	RTD 18		34	RTD 34
2	RTD 2	19	RTD 19		35	RTD 35
3	RTD 3	20	RTD 20		36	RTD 36
4	RTD 4	21	RTD 21		37	RTD 37
5	RTD 5	22	RTD 22		38	RTD 38
6	RTD 6	23	RTD 23		39	RTD 39
7	RTD 7	24	RTD 24		40	RTD 40
8	RTD 8	25	RTD 25		41	RTD 41
9	RTD 9	26	RTD 26		42	RTD 42
10	RTD 10	27	RTD 27		43	RTD 43
11	RTD 11	28	RTD 28		44	RTD 44
12	RTD 12	29	RTD 29		45	RTD 45
13	RTD 13	30	RTD 30	1	46	RTD 46
14	RTD 14	31	RTD 31	1	47	RTD 47
15	RTD 15	32	RTD 32		48	RTD 48
16	RTD 16			-		

F152

ENUMERATION: SETTING GROUP

0 = Active Group, 1 = Group 1, 2 = Group 2, 3 = Group 3 4 = Group 4, 5 = Group 5, 6 = Group 6

F154

ENUMERATION: DISTANCE DIRECTION

0 = Forward, 1 = Reverse, 2 = Non-Directional

F155

ENUMERATION: REMOTE DEVICE STATE

0 = Offline, 1 = Online

B

R

ENUMERATION: REMOTE INPUT BIT PAIRS

bitmask	value	bitmask	value	bitmask	value
0	NONE	22	DNA-22	44	UserSt-12
1	DNA-1	23	DNA-23	45	UserSt-13
2	DNA-2	24	DNA-24	46	UserSt-14
3	DNA-3	25	DNA-25	47	UserSt-15
4	DNA-4	26	DNA-26	48	UserSt-16
5	DNA-5	27	DNA-27	49	UserSt-17
6	DNA-6	28	DNA-28	50	UserSt-18
7	DNA-7	29	DNA-29	51	UserSt-19
8	DNA-8	30	DNA-30	52	UserSt-20
9	DNA-9	31	DNA-31	53	UserSt-21
10	DNA-10	32	DNA-32	54	UserSt-22
11	DNA-11	33	UserSt-1	55	UserSt-23
12	DNA-12	34	UserSt-2	56	UserSt-24
13	DNA-13	35	UserSt-3	57	UserSt-25
14	DNA-14	36	UserSt-4	58	UserSt-26
15	DNA-15	37	UserSt-5	59	UserSt-27
16	DNA-16	38	UserSt-6	60	UserSt-28
17	DNA-17	39	UserSt-7	61	UserSt-29
18	DNA-18	40	UserSt-8	62	UserSt-30
19	DNA-19	41	UserSt-9	63	UserSt-31
20	DNA-20	42	UserSt-10	64	UserSt-32
21	DNA-21	43	UserSt-11		

F157

ENUMERATION: BREAKER MODE

0 = 3-Pole, 1 = 1-Pole

F158 ENUMERATION: SCHEME CALIBRATION TEST

0 = Normal, 1 = Symmetry 1, 2 = Symmetry 2, 3 = Delay 1 4 = Delay 2

F159

ENUMERATION: BREAKER AUX CONTACT KEYING

0 = 52a, 1 = 52b, 2 = None

F166

ENUMERATION: AUXILIARY VT CONNECTION TYPE

0 = Vn, 1 = Vag, 2 = Vbg, 3 = Vcg, 4 = Vab, 5 = Vbc, 6 = Vca

F167

ENUMERATION: SIGNAL SOURCE

0 = SRC 1, 1 = SRC 2, 2 = SRC 3, 3 = SRC 4, 4 = SRC 5, 5 = SRC 6

F168

ENUMERATION: INRUSH INHIBIT FUNCTION

0 = Disabled, 1 = Adapt. 2nd, 2 = Trad. 2nd

F170

ENUMERATION: LOW/HIGH OFFSET and GAIN TRANSDUCER INPUT/OUTPUT SELECTION

0 = LOW, 1 = HIGH

F171

ENUMERATION: TRANSDUCER CHANNEL INPUT TYPE

0 = dcmA IN, 1 = Ohms IN, 2 = RTD IN, 3 = dcmA OUT

F172 ENUMERATION: SLOT LETTERS

bitmask	slot	bitmask	slot	bitmask	slot	bitmask	slot
0	F	4	К	8	Р	12	U
1	G	5	L	9	R	13	V
2	Н	6	М	10	S	14	W
3	J	7	Ν	11	Т	15	Х

F173 ENUMERATION: DCMA INPUT/OUTPUT RANGE

bitmask	dcmA input/output range
0	0 to –1 mA
1	0 to 1 mA
2	-1 to 1 mA
3	0 to 5 mA
4	0 to 10 mA
5	0 to 20 mA
6	4 to 20 mA

F174

ENUMERATION: TRANSDUCER RTD INPUT TYPE

0 = 100 Ohm Platinum, 1 = 120 Ohm Nickel, 2 = 100 Ohm Nickel, 3 = 10 Ohm Copper

F175

ENUMERATION: PHASE LETTERS

0 = A, 1 = B, 2 = C

ENUMERATION: SYNCHROCHECK DEAD SOURCE SELECT

bitmask	synchrocheck dead source
0	None
1	LV1 and DV2
2	DV1 and LV2
3	DV1 or DV2
4	DV1 Xor DV2
5	DV1 and DV2

F177

ENUMERATION: COMMUNICATION PORT

0 = None, 1 = COM1-RS485, 2 = COM2-RS485,

3 = Front Panel-RS232, 4 = Network - TCP, 5 = Network - UDP

F178

ENUMERATION: DATA LOGGER RATES

0 = 1 sec, 1 = 1 min, 2 = 5 min, 3 = 10 min, 4 = 15 min, 5 = 20 min, 6 = 30 min, 7 = 60 min, 8 = 15 ms, 9 = 30 ms, 10 = 100 ms, 11 = 500 ms

F179

ENUMERATION: NEGATIVE SEQUENCE DIRECTIONAL OVERCURRENT TYPE

0 = Neg Sequence, 1 = Zero Sequence

F180

ENUMERATION: PHASE/GROUND

0 = PHASE, 1 = GROUND

F181

ENUMERATION: ODD/EVEN/NONE

0 = ODD, 1 = EVEN, 2 = NONE

F183 ENUMERATION: AC INPUT WAVEFORMS

bitmask	definition
0	Off
1	8 samples/cycle
2	16 samples/cycle
3	32 samples/cycle
4	64 samples/cycle

F185

ENUMERATION: PHASE A,B,C, GROUND SELECTOR

0 = A, 1 = B, 2 = C, 3 = G

F186

ENUMERATION: MEASUREMENT MODE

0 = Phase to Ground, 1 = Phase to Phase

F190 ENUMERATION: SIMULATED KEYPRESS

bitmsk	keypress		bitmsk	keypress
0	use between real keys		21	Escape
			22	Enter
1	1		23	Reset
2	2		24	User 1
3	3		25	User 2
4	4		26	User 3
5	5		27	User-programmable key 1
6	6		28	User-programmable key 2
7	7		29	User-programmable key 3
8	8		30	User-programmable key 4
9	9		31	User-programmable key 5
10	0		32	User-programmable key 6
11	Decimal Pt		33	User-programmable key 7
12	Plus/Minus		34	User-programmable key 8
13	Value Up		35	User-programmable key 9
14	Value Down		36	User-programmable key 10
15	Message Up		37	User-programmable key 11
16	Message Down		38	User-programmable key 12
17	Message Left		39	User 4 (control pushbutton)
18	Message Right		40	User 5 (control pushbutton)
19	Menu		41	User 6 (control pushbutton)
20	Help		42	User 7 (control pushbutton)

F192

ENUMERATION: ETHERNET OPERATION MODE

0 = Half-Duplex, 1 = Full-Duplex

F194

ENUMERATION: DNP SCALE

A bitmask of 0 = 0.01, 1 = 0.1, 2 = 1, 3 = 10, 4 = 100, 5 = 1000, 6 = 10000, 7 = 100000, 8 = 0.001

F195

ENUMERATION: SINGLE POLE TRIP MODE

A bitmask of 0 = Disabled, 1 = 3 Pole Only, 2 = 3 Pole & 1 Pole

F196

ENUMERATION: NEUTRAL DIRECTIONAL OVERCURRENT OPERATING CURRENT

0 = Calculated 3I0, 1 = Measured IG

F200

ENUMERATION: DISABLED/ENABLED/CUSTOM

0 = Disabled, 1 = Enabled, 2 = Custom

TEXT40: 40-CHARACTER ASCII TEXT

20 registers, 16 Bits: 1st Char MSB, 2nd Char. LSB

F201

TEXT8: 8-CHARACTER ASCII PASSCODE

4 registers, 16 Bits: 1st Char MSB, 2nd Char. LSB

F202

TEXT20: 20-CHARACTER ASCII TEXT

10 registers, 16 Bits: 1st Char MSB, 2nd Char. LSB

F203

TEXT16: 16-CHARACTER ASCII TEXT

F204

TEXT80: 80-CHARACTER ASCII TEXT

F205 TEXT12: 12-CHARACTER ASCII TEXT

F206 TEXT6: 6-CHARACTER ASCII TEXT

F207 TEXT4: 4-CHARACTER ASCII TEXT

F208 TEXT2: 2-CHARACTER ASCII TEXT

F211 ENUMERATION: SOURCE SELECTION

0 = None, 1 = SRC 1, 2 = SRC 2, 3 = SRC 3, 4 = SRC 4, 5 = SRC 5, 6 = SRC 6

F222 ENUMERATION: TEST ENUMERATION

0 = Test Enumeration 0, 1 = Test Enumeration 1

F223 ENUMERATION: L90 DIAGNOSTIC TEST

0 = No Test, 1 = Run Test, 2 = End Test

F226

ENUMERATION: REMOTE INPUT/OUTPUT TRANSFER METHOD

0 = None, 1 = GSSE, 2 = GOOSE

F227

ENUMERATION: RELAY SERVICE STATUS

0 = Unknown, 1 = Relay In Service, 2 = Relay Out Of Service

F230

ENUMERATION: DIRECTIONAL POLARIZING

0 = Voltage, 1 = Current, 2 = Dual

F231

ENUMERATION: POLARIZING VOLTAGE

0 = Calculated V0, 1 = Measured VX

F260 ENUMERATION: DATA LOGGER MODE

0 = Continuous, 1 = Trigger

F300

UR_UINT16: FLEXLOGIC[™] BASE TYPE (6-bit type)

The FlexLogic[™] BASE type is 6 bits and is combined with a 9 bit descriptor and 1 bit for protection element to form a 16 bit value. The combined bits are of the form: PTTTTTTDDDDDDDDD, where P bit if set, indicates that the FlexLogic[™] type is associated with a protection element state and T represents bits for the BASE type, and D represents bits for the descriptor.

The values in square brackets indicate the base type with P prefix [PTTTTTT] and the values in round brackets indicate the descriptor range.

[0] Off(0) - this is boolean FALSE value [0] On (1) - this is boolean TRUE value [2] CONTACT INPUTS (1 to 96) [3] CONTACT INPUTS OFF (1 to 96) [4] VIRTUAL INPUTS (1 to 64) [6] VIRTUAL OUTPUTS (1 to 96) [10] CONTACT OUTPUTS VOLTAGE DETECTED (1 to 64) [11] CONTACT OUTPUTS VOLTAGE OFF DETECTED (1 to 64) [12] CONTACT OUTPUTS CURRENT DETECTED (1 to 64) [13] CONTACT OUTPUTS CURRENT OFF DETECTED (1 to 64) [14] REMOTE INPUTS (1 to 32) [28] INSERT (via keypad only) [32] END [34] NOT (1 INPUT) [36] 2 INPUT XOR (0) [38] LATCH SET/RESET (2 inputs) [40] OR (2 to 16 inputs) [42] AND (2 to 16 inputs) [44] NOR (2 to 16 inputs) [46] NAND (2 to 16 inputs) [48] TIMER (1 to 32) [50] ASSIGN VIRTUAL OUTPUT (1 to 96) [52] SELF-TEST ERROR (see F141 for range)

[56] ACTIVE SETTING GROUP (1 to 6) [62] MISCELLANEOUS EVENTS (see F146 for range) [64 to 127] ELEMENT STATES

F400

UR_UINT16: CT/VT BANK SELECTION

bitmask	bank selection
0	Card 1 Contact 1 to 4
1	Card 1 Contact 5 to 8
2	Card 2 Contact 1 to 4
3	Card 2 Contact 5 to 8
4	Card 3 Contact 1 to 4
5	Card 3 Contact 5 to 8

F500

UR_UINT16: PACKED BITFIELD

First register indicates input/output state with bits 0 (MSB) to 15 (LSB) corresponding to input/output state 1 to 16. The second register indicates input/output state with bits 0 to 15 corresponding to input/output state 17 to 32 (if required) The third register indicates input/output state with bits 0 to 15 corresponding to input/output state 33 to 48 (if required). The fourth register indicates input/output state with bits 0 to 15 corresponding to 49 to 64 (if required).

The number of registers required is determined by the specific data item. A bit value of 0 = Off and 1 = On.

F501 UR_UINT16: LED STATUS

Low byte of register indicates LED status with bit 0 representing the top LED and bit 7 the bottom LED. A bit value of 1 indicates the LED is on, 0 indicates the LED is off.

F502

BITFIELD: ELEMENT OPERATE STATES

Each bit contains the operate state for an element. See the F124 format code for a list of element IDs. The operate bit for element ID X is bit [X mod 16] in register [X/16].

F504

BITFIELD: 3-PHASE ELEMENT STATE

bitmask	element state
0	Pickup
1	Operate
2	Pickup Phase A
3	Pickup Phase B
4	Pickup Phase C
5	Operate Phase A
6	Operate Phase B
7	Operate Phase C

F505 BITFIELD: CONTACT OUTPUT STATE

0 = Contact State, 1 = Voltage Detected, 2 = Current Detected

F506|

BITFIELD: 1 PHASE ELEMENT STATE

0 = Pickup, 1 = Operate

F507 BITFIELD: COUNTER ELEMENT STATE

0 = Count Greater Than, 1 = Count Equal To, 2 = Count Less Than

F508

BITFIELD: DISTANCE ELEMENT STATE

bitmask	distance element state
0	Pickup
1	Operate
2	Pickup AB
3	Pickup BC
4	Pickup CA
5	Operate AB
6	Operate BC
7	Operate CA
8	Timed
9	Operate IAB
10	Operate IBC
11	Operate ICA

F509

BITFIELD: SIMPLE ELEMENT STATE

0 = Operate

F510

BITFIELD: 87L ELEMENT STATE

bitmask	87L Element State	
0	Operate A	
1	Operate B	

B

bitmask	87L Element State	
2	Operate C	
3	Received DTT	
4	Operate	
5	Key DTT	
6	PFLL FAIL	
7	PFLL OK	
8	Channel 1 FAIL	
9	Channel 2 FAIL	
10	Channel 1 Lost Packet	
11	Channel 2 Lost Packet	
12	Channel 1 CRC Fail	
13	Channel 2 CRC Fail	

BITFIELD: 3-PHASE SIMPLE ELEMENT STATE

0 = Operate, 1 = Operate A, 2 = Operate B, 3 = Operate C

F513

ENUMERATION: POWER SWING MODE

0 = Two Step, 1 = Three Step

F514

ENUMERATION: POWER SWING TRIP MODE

0 = Delayed, 1 = Early

F515

ENUMERATION ELEMENT INPUT MODE

0 = Signed, 1 = Absolute

F516

ENUMERATION ELEMENT COMPARE MODE

0 = Level, 1 = Delta

F517

ENUMERATION: ELEMENT DIRECTION OPERATION

0 = Over, 1 = Under

F518 ENUMERATION: FLEXELEMENT™ UNITS

0 = Milliseconds, 1 = Seconds, 2 = Minutes

F519

ENUMERATION: NON-VOLATILE LATCH

0 = Reset-Dominant, 1 = Set-Dominant

F521

ENUMERATION: GROUND DISTANCE POLARIZING CURRENT

0 = Zero-Sequence; 1 = Negative-Sequence

F522

ENUMERATION: TRANSDUCER DCMA OUTPUT RANGE

0 = -1 to 1 mA; 1 = 0 to 1 mA; 2 = 4 to 20 mA

F523

ENUMERATION: DNP OBJECTS 20, 22, AND 23 DEFAULT VARIATION

bitmask	default variation
0	1
1	2
2	5
3	6

F524

ENUMERATION: DNP OBJECT 21 DEFAULT VARIATION

bitmask	Default Variation
0	1
1	2
2	9
3	10

F525

ENUMERATION: DNP OBJECT 32 DEFAULT VARIATION

bitmask	default variation
0	1
1	2
2	3
3	4
4	5
5	7

ENUMERATION: FRONT PANEL INTERFACE KEYPRESS

bitmask	keypress	bitmask	keypress
0	None	22	Value Down
1	Menu	23	Reset
2	Message Up	24	User 1
3	7	- 25	User 2
4	8	26	User 3
5	9	31	User PB 1
6	Help	32	User PB 2
7	Message Left	33	User PB 3
8	4	34	User PB 4
9	5	35	User PB 5
10	6	36	User PB 6
11	Escape	37	User PB 7
12	Message Right	38	User PB 8
13	1	39	User PB 9
14	2	40	User PB 10
15	3	41	User PB 11
16	Enter	42	User PB 12
17	Message Down	44	User 4
18	0	45	User 5
19	Decimal	46	User 6
20	+/	47	User 7
21	Value Up		•

F531

ENUMERATION: LANGUAGE

0 = English, 1 = French, 2 = Chinese, 3 = Russian

F600

UR_UINT16: FLEXANALOG PARAMETER

Corresponds to the modbus address of the value used when this parameter is selected. Only certain values may be used as FlexAnalogs (basically all metering quantities used in protection).

Β

The IEC 61850 standard is the result of years of work by electric utilities and vendors of electronic equipment to produce standardized communications systems. IEC 61850 is a series of standards describing client/server and peer-to-peer communications, substation design and configuration, testing, environmental and project standards. The complete set includes:

- IEC 61850-1: Introduction and overview
- IEC 61850-2: Glossary
- IEC 61850-3: General requirements
- IEC 61850-4: System and project management
- IEC 61850-5: Communications and requirements for functions and device models
- IEC 61850-6: Configuration description language for communication in electrical substations related to IEDs
- IEC 61850-7-1: Basic communication structure for substation and feeder equipment Principles and models
- IEC 61850-7-2: Basic communication structure for substation and feeder equipment Abstract communication service interface (ACSI)
- IEC 61850-7-3: Basic communication structure for substation and feeder equipment Common data classes
- IEC 61850-7-4: Basic communication structure for substation and feeder equipment Compatible logical node classes and data classes
- IEC 61850-8-1: Specific Communication Service Mapping (SCSM) Mappings to MMS (ISO 9506-1 and ISO 9506-2) and to ISO/IEC 8802-3
- IEC 61850-9-1: Specific Communication Service Mapping (SCSM) Sampled values over serial unidirectional multidrop point to point link
- IEC 61850-9-2: Specific Communication Service Mapping (SCSM) Sampled values over ISO/IEC 8802-3
- IEC 61850-10: Conformance testing

These documents can be obtained from the IEC (<u>http://www.iec.ch</u>). It is strongly recommended that all those involved with any IEC 61850 implementation obtain this document set.

C.1.2 COMMUNICATION PROFILES

The L90 relay supports IEC 61850 server services over both TCP/IP and TP4/CLNP (OSI) communication protocol stacks. The TP4/CLNP profile requires the L90 to have a network address or Network Service Access Point (NSAP) to establish a communication link. The TCP/IP profile requires the L90 to have an IP address to establish communications. These addresses are located in the **SETTINGS** \Rightarrow **PRODUCT SETUP** \Rightarrow **COMMUNICATIONS** \Rightarrow **NETWORK** menu. Note that the L90 supports IEC 61850 over the TP4/CLNP or TCP/IP stacks, and also operation over both stacks simultaneously. It is possible to have up to four simultaneous connections (in addition to DNP and Modbus/TCP (non-IEC 61850) connections).

C.1.3 MMS PROTOCOL

IEC 61850 specifies the use of the Manufacturing Message Specification (MMS) at the upper (application) layer for transfer of real-time data. This protocol has been in existence for a number of years and provides a set of services suitable for the transfer of data within a substation LAN environment. Actual MMS protocol services are mapped to IEC 61850 abstract services in IEC 61850-8-1.

C.1.4 PEER-TO-PEER COMMUNICATION

Peer-to-peer communication of digital state information (remote inputs/outputs) is supported using the IEC 61850 GSSE and GOOSE services. This feature allows digital points to be exchanged between IEC 61850 conforming devices.

C.1.5 FILE SERVICES

MMS file services are supported to allow transfer of oscillography, event record, or other files from a L90 relay.

C.1.6 COMMUNICATION SOFTWARE UTILITIES

The exact structure and values of the supported IEC 61850 logical nodes can be seen by connecting to a L90 relay with an MMS browser, such as the "MMS Object Explorer and AXS4-MMS" DDE/OPC server from Sisco Inc.

C.1.7 NON-IEC 61850 DATA

The L90 relay makes available a number of non-IEC 61850 data items. These data items can be accessed through the "UR" MMS domain. IEC 61850 data can be accessed through the "IECDevice" MMS domain (IEC 61850 logical device).

C.1.8 TCP CONNECTION TIMING

С

A built-in TCP/IP connection timeout of two minutes is employed by the L90 to detect 'dead' connections. If there is no data traffic on a TCP connection for greater than two minutes, the connection will be aborted by the L90. This frees up the connection to be used by other clients. Therefore, when using IEC 61850 reporting, clients should configure report control block items such that an integrity report will be issued at least every 2 minutes (120000 ms). This ensures that the L90 will not abort the connection. If other MMS data is being polled on the same connection at least once every 2 minutes, this timeout will not apply.

C.1.9 LOGICAL NODE MMXU DATA MAPPING

The mapping of L90 relay data to IEC 61850 MMXU data is performed on a per-source basis. MMXU1 data originates from L90 source 1, MMXU2 data originates from L90 source 2, etc.

C.1.10 LOGICAL NODE GGIO DATA MAPPING

Logical node GGIO1 data is mapped using the L90 Flexstate parameters. Each single point indication in GGIO1 can be selected using the corresponding Flexstate parameter setting. For example, the value of GGIO1 point "Ind3" is determined from the FlexLogic[™] operand selected in the Flexstate parameter 3 setting. Thus, GGIO1 data can originate as any Flex-Logic[™] parameter.

Logical node GGIO2 data is mapped to the L90 virtual inputs. Each single point control in GGIO2 is mapped to a virtual input. For example, GGIO2 control point SPCSO3 is mapped to virtual input 3.

C.1.11 OTHER LOGICAL NODE MAPPING

All other IEC 61850 logical nodes (with the exception of PTRC) are associated with standard UR-series relay protection elements and features. The following mapping is used (for applicable elements):

- PDIS: phase distance, ground distance
- PIOC: phase instantaneous overcurrent, neutral instantaneous overcurrent, ground instantaneous overcurrent, negative sequence instantaneous overcurrent
- PTOC: phase time overcurrent, neutral time overcurrent, ground time overcurrent, negative sequence time overcurrent, neutral directional overcurrent, negative sequence directional overcurrent
- PTUV: phase undervoltage, auxiliary undervoltage, third harmonic neutral undervoltage
- PTOV: phase overvoltage, neutral overvoltage, auxiliary overvoltage, negative sequence overvoltage
- RBRF: breaker failure
- RREC: autoreclosure
- RPSB: power swing detection
- RFLO: fault locator
- XCBR: breaker control

C.2.1 ACSI BASIC CONFORMANCE STATEMENT

SERVICES		SERVER/ PUBLISHER	UR-FAMILY
CLIENT-S	SERVER ROLES		
B11	Server side (of two-party application-association)	c1	Yes
B12	Client side (of two-party application-association)		
SCSMS S	SUPPORTED	•	
B21	SCSM: IEC 61850-8-1 used		Yes
B22	SCSM: IEC 61850-9-1 used		
B23	SCSM: IEC 61850-9-2 used		
B24	SCSM: other		
GENERIC	SUBSTATION EVENT MODEL (GSE)	•	
B31	Publisher side	0	Yes
B32	Subscriber side		Yes
TRANSM	ISSION OF SAMPLED VALUE MODEL (SVC)	•	
B41	Publisher side	0	
B42	Subscriber side		



c1: shall be "M" if support for LOGICAL-DEVICE model has been declared

O: Optional

M: Mandatory

C.2.2 ACSI MODELS CONFORMANCE STATEMENT

SERVICES		SERVER/ PUBLISHER	UR-FAMILY
IF SERVE	R SIDE (B11) SUPPORTED		
M1	Logical device	c2	Yes
M2	Logical node	c3	Yes
M3	Data	c4	Yes
M4	Data set	c5	Yes
M5	Substitution	0	
M6	Setting group control	0	
	REPORTING		
M7	Buffered report control	0	Yes
M7-1	sequence-number		
M7-2	report-time-stamp		
M7-3	reason-for-inclusion		
M7-4	data-set-name		
M7-5	data-reference		
M7-6	buffer-overflow		
M7-7	entryID		
M7-8	BufTm		
M7-9	IntgPd		
M7-10	GI		
M8	Unbuffered report control	0	Yes
M8-1	sequence-number		
M8-2	report-time-stamp		
M8-3	reason-for-inclusion		

C.2 ACSI CONFORMANCE

SERVICES		SERVER/ PUBLISHER	UR-FAMILY
M8-4	data-set-name		
M8-5	data-reference		
M8-6	BufTm		
M8-7	IntgPd		
M8-8	GI		
	Logging	0	
M9	Log control	0	
M9-1	IntgPd		
M10	Log	0	
M11	Control	М	Yes
IF GSE (B	31/32) IS SUPPORTED		
	GOOSE	0	Yes
M12-1	entryID		
M12-2	DataRefInc		
M13	GSSE	0	Yes
IF SVC (B	41/B42) IS SUPPORTED		
M14	Multicast SVC	0	
M15	Unicast SVC	0	
M16	Time	М	Yes
M17	File transfer	0	Yes



c2: shall be "M" if support for LOGICAL-NODE model has been declared

c3: shall be "M" if support for DATA model has been declared

c4: shall be "M" if support for DATA-SET, Substitution, Report, Log Control, or Time models has been declared
c5: shall be "M" if support for Report, GSE, or SMV models has been declared
M: Mandatory

C.2.3 ACSI SERVICES CONFORMANCE STATEMENT

In the table below, the acronym AA refers to Application Associations (TP: Two Party / MC: Multicast). The c6 to c10 entries are defined in the notes following the table.

SERVICES		AA: TP/MC	SERVER/ PUBLISHER	UR FAMILY
SERVER	(CLAUSE 6)			
S1	ServerDirectory	TP	М	Yes
APPLICA	TION ASSOCIATION (CLAUSE 7)			
S2	Associate		М	Yes
S3	Abort		М	Yes
S4	Release		М	Yes
LOGICA	L DEVICE (CLAUSE 8)			
S5	LogicalDeviceDirectory	TP	М	Yes
LOGICA	L NODE (CLAUSE 9)			
S6	LogicalNodeDirectory	TP	М	Yes
S7	GetAllDataValues	TP	М	Yes
DATA (C	LAUSE 10)			
S8	GetDataValues	TP	М	Yes
S9	SetDataValues	TP	0	Yes
S10	GetDataDirectory	TP	М	Yes
S11	GetDataDefinition	TP	М	Yes

SERVICES		AA: TP/MC	SERVER/ PUBLISHER	UR FAMILY
DATA SET	(CLAUSE 11)			
S12	GetDataSetValues	TP	М	Yes
S13	SetDataSetValues	TP	0	
S14	CreateDataSet	TP	0	
S15	DeleteDataSet	TP	0	
S16	GetDataSetDirectory	TP	0	Yes
SUBSTITU	ITION (CLAUSE 12)		•	
S17	SetDataValues	TP	М	
SETTING (GROUP CONTROL (CLAUSE 13)		1	
S18	SelectActiveSG	TP	0	
S19	SelectEditSG	TP	0	
S20	SetSGValues	TP	0	
S21	ConfirmEditSGValues	TP	0	
S22	GetSGValues	TP	0	
S23	GetSGCBValues	TP	0	
REPORTIN	NG (CLAUSE 14)		1	
	BUFFERED REPORT CONTROL BLO	CK (BRCB)		
S24	Report	TP	c6	Yes
S24-1	data-change (dchg)			Yes
S24-2	qchg-change (qchg)			
S24-3	data-update (dupd)			
S25	GetBRCBValues	TP	c6	Yes
S26	SetBRCBValues	TP	c6	Yes
UNBUFFE	RED REPORT CONTROL BLOCK (URCB)			
S27	Report	TP	c6	Yes
S27-1	data-change (dchg)			Yes
S27-2	qchg-change (qchg)			
S27-3	data-update (dupd)			
S28	GetURCBValues	TP	c6	Yes
S29	SetURCBValues	TP	c6	Yes
	(CLAUSE 14)			
	LOG CONTROL BLOCK			
S30	GetLCBValues	TP	М	
S31	SetLCBValues	TP	M	
	LOG			
S32	QueryLogByTime	TP	М	
S33	QueryLogByEntry	TP	M	
S34	GetLogStatusValues	TP	M	
	SUBSTATION EVENT MODEL (GSE) (CLA			
	GOOSE-CONTROL-BLOCK			
S35	SendGOOSEMessage	MC	c8	Yes
S36	GetReference	TP	c9	
S37	GetGOOSEElementNumber	TP	c9	
S38	GetGoCBValues	TP	0	Yes
S39	SetGoCBValues	TP	0	Yes
009	GSSE-CONTROL-BLOCK	IF	5	165
\$40		MC	~9	Vaa
S40	SendGSSEMessage	MC	c8	Yes
S41	GetReference	TP	c9	

C.2 ACSI CONFORMANCE

SERVICES		AA: TP/MC	SERVER/ PUBLISHER	UR FAMILY
S42	GetGSSEElementNumber	TP	c9	
S43	GetGsCBValues	TP	0	Yes
S44	SetGsCBValues	TP	0	Yes
TRANSM	ISSION OF SAMPLE VALUE MODEL (SVC	C) (CLAUSE 16)		
	MULTICAST SVC			
S45	SendMSVMessage	MC	c10	
S46	GetMSVCBValues	TP	0	
S47	SetMSVCBValues	TP	0	
	UNICAST SVC	-		
S48	SendUSVMessage	MC	c10	
S49	GetUSVCBValues	TP	0	
S50	SetUSVCBValues	TP	0	
CONTRO	L (CLAUSE 16.4.8)	•	•	
S51	Select		0	Yes
S52	SelectWithValue	TP	0	
S53	Cancel	TP	0	Yes
S54	Operate	TP	М	Yes
S55	Command-Termination	TP	0	
S56	TimeActivated-Operate	TP	0	
FILE TRA	ANSFER (CLAUSE 20)			
S57	GetFile	TP	М	Yes
S58	SetFile	TP	0	
S59	DeleteFile	TP	0	
S60	GetFileAttributeValues	TP	М	Yes
TIME (CL	AUSE 5.5)			
Τ1	Time resolution of internal clock (nearest negative power of 2 in seconds)			20
T2	Time accuracy of internal clock			
Т3	supported TimeStamp resolution (nearest value of 2^{-n} in seconds, accoridng to 5.5.3.7.3.3)			20



c6: shall declare support for at least one (BRCB or URCB)

c7: shall declare support for at least one (QueryLogByTime or QueryLogAfter)

c8: shall declare support for at least one (SendGOOSEMessage or SendGSSEMessage)c9: shall declare support if TP association is available

c10: shall declare support for at least one (SendMSVMessage or SendUSVMessage)

GE Multilin

The UR-series of relays supports IEC 61850 logical nodes as indicated in the following table. Note that the actual instantiation of each logical node is determined by the product order code. For example, the logical node "PDIS" (distance protection) is available only in the D60 Line Distance Relay.

NODES	UR-FAMILY
L: SYSTEM LOGICAL NODES	
LPHD: Physical device information	Yes
LLN0: Logical node zero	Yes
P: LOGICAL NODES FOR PROTECTION FUNC	TIONS
PDIF: Differential	Yes
PDIR: Direction comparison	
PDIS: Distance	Yes
PDOP: Directional overpower	
PDUP: Directional underpower	
PFRC: Rate of change of frequency	
PHAR: Harmonic restraint	
PHIZ: Ground detector	
PIOC: Instantaneous overcurrent	Yes
PMRI Motor restart inhibition	
PMSS: Motor starting time supervision	
POPF: Over power factor	
PPAM: Phase angle measuring	
PSCH: Protection scheme	
PSDE: Sensitive directional earth fault	
PTEF: Transient earth fault	
PTOC: Time overcurrent	Yes
PTOF: Overfrequency	
PTOV: Overvoltage	Yes
PTRC: Protection trip conditioning	Yes
PTTR: Thermal overload	Yes
PTUC: Undercurrent	
PTUV: Undervoltage	Yes
PUPF: Underpower factor	
PTUF: Underfrequency	
PVOC : Voltage controlled time overcurrent	
PVPH: Volts per Hz	
PZSU: Zero speed or underspeed	
R: LOGICAL NODES FOR PROTECTION RELATED FUNCTIONS	
RDRE: Disturbance recorder function	
RADR: Disturbance recorder channel analogue	
RBDR: Disturbance recorder channel binary	
RDRS: Disturbance record handling	
RBRF: Breaker failure	Yes
RDIR: Directional element	
RFLO: Fault locator	Yes
RPSB: Power swing detection/blocking	Yes
RREC: Autoreclosing	Yes

NODES	UR-FAMILY	
RSYN: Synchronism-check or synchronizing		
C: LOGICAL NODES FOR CONTROL		
CALH: Alarm handling		
CCGR: Cooling group control		
CILO: Interlocking		
CPOW: Point-on-wave switching		
CSWI: Switch controller		
G: LOGICAL NODES FOR GENERIC REFEREN	CES	
GAPC: Generic automatic process control		
GGIO: Generic process I/O	Yes	
GSAL: Generic security application		
I: LOGICAL NODES FOR INTERFACING AND A	RCHIVING	
IARC: Archiving		
IHMI: Human machine interface		
ITCI: Telecontrol interface		
ITMI: Telemonitoring interface		
A: LOGICAL NODES FOR AUTOMATIC CONTR	OL	
ANCR: Neutral current regulator		
ARCO: Reactive power control		
ATCC: Automatic tap changer controller		
AVCO: Voltage control		
M: LOGICAL NODES FOR METERING AND ME	ASUREMENT	
MDIF: Differential measurements		
MHAI: Harmonics or interharmonics		
MHAN: Non phase related harmonics or interharmonic		
MMTR: Metering		
MMXN: Non phase related measurement	Yes	
MMXU: Measurement	Yes	
MSQI: Sequence and imbalance		
MSTA: Metering statistics		
S: LOGICAL NODES FOR SENSORS AND MON	IITORING	
SARC: Monitoring and diagnostics for arcs		
SIMG: Insulation medium supervision (gas)		
SIML: Insulation medium supervision (liquid)		
SPDC: Monitoring and diagnostics for partial discharges		
X: LOGICAL NODES FOR SWITCHGEAR		
XCBR: Circuit breaker	Yes	
XSWI: Circuit switch		
T: LOGICAL NODES FOR INSTRUMENT TRANSFORMERS		
TCTR: Current transformer		
TVTR: Voltage transformer		

C.3 LOGICAL NODES

7	٢	
	5	٦

NODES	UR-FAMILY	
Y: LOGICAL NODES FOR POWER TRANSFORMERS		
YEFN: Earth fault neutralizer (Peterson coil)		
YLTC: Tap changer		
YPSH: Power shunt		
YPTR: Power transformer		
Z: LOGICAL NODES FOR FURTHER POWER SYSTEM EQUIPMENT		
ZAXN: Auxiliary network		
ZBAT: Battery		
ZBSH: Bushing		
ZCAB: Power cable		
ZCAP: Capacitor bank		
ZCON: Converter		
ZGEN: Generator		
ZGIL: Gas insulated line		
ZLIN: Power overhead line		
ZMOT: Motor		
ZREA: Reactor		
ZRRC: Rotating reactive component		
ZSAR: Surge arrestor		
ZTCF : Thyristor controlled frequency converter		
ZTRC : Thyristor controlled reactive component		

D.1.1 INTEROPERABILITY DOCUMENT

This document is adapted from the IEC 60870-5-104 standard. For the section the boxes indicate the following: \mathbf{x} – used in standard direction; \mathbf{x} – not used; \mathbf{z} – cannot be selected in IEC 60870-5-104 standard.

- 1. SYSTEM OR DEVICE:
 - System Definition
 - Controlling Station Definition (Master)
 - Controlled Station Definition (Slave)
- 2. NETWORK CONFIGURATION:
 - Point-to-Point
 - Multiple Point-to-Point
- | Multipoint | Multipoint Star

3. PHYSICAL LAYER

Transmission Speed (control direction):

Unbalanced Interchange Circuit V.24/V.28 Standard:	Unbalanced Interchange Circuit V.24/V.28 Recommended if >1200 bits/s:	Balanced Interchange Circuit X.24/X.27:
100 bits/sec.	2400 bits/sec.	2400 bits/sec.
200 bits/see .	4800 bits/sec .	4800 bits/see.
300 bits/sec.	9600 bits/sec.	9600 bits/sec.
600 bits/sec.		19200 bits/sec.
1200 bits/sec.		38400 bits/see .
		56000 bits/sec .
		64000 bits/sec.

Transmission Speed (monitor direction):


Unbalanced Interchange Circuit V.24/V.28 Standard:	Unbalanced Interchange Circuit V.24/V.28 Recommended if >1200 bits/s:	Balanced Interchange Circuit X.24/X.27:
100 bits/sec.	2400 bits/sec.	2400 bits/sec.
200 bits/sec.	4800 bits/sec .	4800 bits/sec .
300 bits/see.	9600 bits/sec.	9600 bits/see.
600 bits/sec.		19200 bits/sec.
1200 bits/sec.		38400 bits/sec.
		56000 bits/sec .
		64000 bits/sec.

4. LINK LAYER

Link Transmission Procedure:	Address Field of the Link:
Balanced Transmision	Not Present (Balanced Transmission Only)
Unbalanced Transmission	One Octet
	Two Octets
	Structured
	Unstructured
Frame Length (maximum length, number of octets): Not selectable in companion IEC 60870-5-104 standard	

D

When using an unbalanced link layer, the following ADSU types are returned in class 2 messages (low priority) with the indicated causes of transmission:



A special assignment of ADSUs to class 2 messages is used as follows:

5. APPLICATION LAYER

Transmission Mode for Application Data:

Mode 1 (least significant octet first), as defined in Clause 4.10 of IEC 60870-5-4, is used exclusively in this companion stanadard.

Common Address of ADSU:

One Octet

Two Octets

Information Object Address:

- One Octet
- Structured
- Two Octets
- S Unstructured
- Three Octets

Cause of Transmission:

One Octet

Two Octets (with originator address). Originator address is set to zero if not used.

Maximum Length of APDU: 253 (the maximum length may be reduced by the system.

Selection of standard ASDUs:

For the following lists, the boxes indicate the following: 🕱 – used in standard direction; 🗍 – not used; 📕 – cannot be selected in IEC 60870-5-104 standard.

Process information in monitor direction

🔀 <1> := Single-point information	M_SP_NA_1
	M_SP_TA_1
<3> := Double-point information	M_DP_NA_1
	M_DP_TA_1
<5> := Step position information	M_ST_NA_1
	M_ST_TA_1
☐ <7> := Bitstring of 32 bits	M_BO_NA_1
	M_BO_TA_1
<9> := Measured value, normalized value	M_ME_NA_1
	M_NE_TA_1
<11> := Measured value, scaled value	M_ME_NB_1
	M_NE_TB_1
🔀 <13> := Measured value, short floating point value	M_ME_NC_1
	M_NE_TC_1
Integrated totals	M_IT_NA_1
	M_IT_TA_1
	M_EP_TA_1
-<18> := Packed start events of protection equipment with time tag	M_EP_TB_1
	M_EP_TC_1
<20> := Packed single-point information with status change detection	M_SP_NA_1

<21> := Measured value, normalized value without quantity descriptor	M_ME_ND_1
30> := Single-point information with time tag CP56Time2a	M_SP_TB_1
<31> := Double-point information wiht time tag CP56Time2a	M_DP_TB_1
<32> := Step position information with time tag CP56Time2a	M_ST_TB_1
<33> := Bitstring of 32 bits with time tag CP56Time2a	M_BO_TB_1
<34> := Measured value, normalized value with time tag CP56Time2a	M_ME_TD_1
<35> := Measured value, scaled value with time tag CP56Time2a	M_ME_TE_1
<36> := Measured value, short floating point value with time tag CP56Time2a	M_ME_TF_1
ズ <37> := Integrated totals with time tag CP56Time2a	M_IT_TB_1
<38> := Event of protection equipment with time tag CP56Time2a	M_EP_TD_1
<39> := Packed start events of protection equipment with time tag CP56Time2a	M_EP_TE_1
<40> := Packed output circuit information of protection equipment with time tag CP56Time2a	M_EP_TF_1

Either the ASDUs of the set <2>, <4>, <6>, <8>, <10>, <12>, <14>, <16>, <17>, <18>, and <19> or of the set <30> to <40> are used.

Process information in control direction

✓ <45> := Single command	C_SC_NA_1
<46> := Double command	C_DC_NA_1
<47> := Regulating step command	C_RC_NA_1
<48> := Set point command, normalized value	C_SE_NA_1
<49> := Set point command, scaled value	C_SE_NB_1
<50> := Set point command, short floating point value	C_SE_NC_1
\Box <51> := Bitstring of 32 bits	C_BO_NA_1
<58> := Single command with time tag CP56Time2a	C_SC_TA_1
<59> := Double command with time tag CP56Time2a	C_DC_TA_1
<60> := Regulating step command with time tag CP56Time2a	C_RC_TA_1
<61> := Set point command, normalized value with time tag CP56Time2a	C_SE_TA_1
<62> := Set point command, scaled value with time tag CP56Time2a	C_SE_TB_1
<63> := Set point command, short floating point value with time tag CP56Time2a	C_SE_TC_1
<64> := Bitstring of 32 bits with time tag CP56Time2a	C_BO_TA_1

Either the ASDUs of the set <45> to <51> or of the set <58> to <64> are used.

System information in monitor direction

	M_EI_NA_1
System information in control direction	
<100> := Interrogation command	C_IC_NA_1
<101> := Counter interrogation command	C_CI_NA_1
🔀 <102> := Read command	C_RD_NA_1
🔀 <103> := Clock synchronization command (see Clause 7.6 in standard)	C_CS_NA_1
	C_TS_NA_1
🔀 <105> := Reset process command	C_RP_NA_1
<106> := Delay acquisition command	C_CD_NA_1
	C_TS_TA_1

Parameter in control direction

<110> := Parameter of measured value, normalized value	PE_ME_NA_1
<111> := Parameter of measured value, scaled value	PE_ME_NB_1
<112> := Parameter of measured value, short floating point value	PE_ME_NC_1
<113> := Parameter activation	PE_AC_NA_1
File transfer	
☐ <120> := File Ready	F_FR_NA_1
<121> := Section Ready	F_SR_NA_1
<122> := Call directory, select file, call file, call section	F_SC_NA_1
<123> := Last section, last segment	F_LS_NA_1
<124> := Ack file, ack section	F_AF_NA_1
☐ <125> := Segment	F_SG_NA_1
<126> := Directory (blank or X, available only in monitor [standard] direction)	C_CD_NA_1

Type identifier and cause of transmission assignments

(station-specific parameters)

In the following table:

D

- Shaded boxes are not required.
- Black boxes are not permitted in this companion standard.
- Blank boxes indicate functions or ASDU not used.
- 'X' if only used in the standard direction

TYPE IDENTIFICATION		CAUSE OF TRANSMISSION																		
		PERIODIC, CYCLIC	BACKGROUND SCAN	SPONTANEOUS	INITIALIZED	REQUEST OR REQUESTED	ACTIVATION	ACTIVATION CONFIRMATION	DEACTIVATION	DEACTIVATION CONFIRMATION	ACTIVATION TERMINATION	RETURN INFO CAUSED BY LOCAL CMD	FILE TRANSFER	INTERROGATED BY GROUP <number></number>	REQUEST BY GROUP <n> COUNTER REQ</n>	UNKNOWN TYPE IDENTIFICATION	UNKNOWN CAUSE OF TRANSMISSION	UNKNOWN COMMON ADDRESS OF ADSU	UNKNOWN INFORMATION OBJECT ADDR	UNKNOWN INFORMATION OBJECT ADDR
NO.	MNEMONIC	1	2	3	4	5	6	7	8	9	10	11	12	13	20 to 36	37 to 41	44	45	46	47
<1>	M_SP_NA_1			Х		Х						Х	Х		Х					
<2>	M_SP_TA_1																			
<3>	M_DP_NA_1																			
<4>	M_DP_TA_1																			
<5>	M_ST_NA_1																			
<6>	M_ST_TA_1																			
<7>	M_BO_NA_1																			
<8>	M_BO_TA_1																			

L90 Line Differential Relay

TYPE	IDENTIFICATION							С	AUS	E OF	TRA	NSM	ISSIC	N						
		PERIODIC, CYCLIC	BACKGROUND SCAN	SPONTANEOUS	INITIALIZED	REQUEST OR REQUESTED	ACTIVATION	ACTIVATION CONFIRMATION	DEACTIVATION	DEACTIVATION CONFIRMATION	ACTIVATION TERMINATION	RETURN INFO CAUSED BY LOCAL CMD	FILE TRANSFER	INTERROGATED BY GROUP <number></number>	REQUEST BY GROUP <n> COUNTER REQ</n>	UNKNOWN TYPE IDENTIFICATION	UNKNOWN CAUSE OF TRANSMISSION	UNKNOWN COMMON ADDRESS OF ADSU	UNKNOWN INFORMATION OBJECT ADDR	UNKNOWN INFORMATION OBJECT ADDR
NO.	MNEMONIC	1	2	3	4	5	6	7	8	9	10	11	12	13	20 to 36	37 to 41	44	45	46	47
<9>	M_ME_NA_1					ſ									ſ					
<10>	M_ME_TA_1																			
<11>	M_ME_NB_1																			
<12>	M_ME_TB_1																			
<13>	M_ME_NC_1	Х		Х		Х									Х					
<14>	M_ME_TC_1																			
<15>	M_IT_NA_1			Х												Х				
<16>	M_IT_TA_1																			
<17>	M_EP_TA_1																			
<18>	M_EP_TB_1																			
<19>	M_EP_TC_1																			
<20>	M_PS_NA_1																			
<21>	M_ME_ND_1																			
<30>	M_SP_TB_1			Х								Х	Х							
<31>	M_DP_TB_1																			
<32>	M_ST_TB_1																			
<33>	M_BO_TB_1																			
<34>	M_ME_TD_1																			
<35>	M_ME_TE_1																			
<36>	M_ME_TF_1																			
<37>	M_IT_TB_1			Х												Х				
<38>	M_EP_TD_1																			
<39>	M_EP_TE_1																			
<40>	M_EP_TF_1																			
<45>	C_SC_NA_1						Х	Х	Х	Х	Х									
<46>	C_DC_NA_1																			
<47>	C_RC_NA_1																			
<48>	C_SE_NA_1																			
<49>	C_SE_NB_1																			

TYPE	IDENTIFICATION							С	AUSI	E OF	TRA	NSM	ISSIC	N						
		PERIODIC, CYCLIC	BACKGROUND SCAN	SPONTANEOUS	INITIALIZED	REQUEST OR REQUESTED	ACTIVATION	ACTIVATION CONFIRMATION	DEACTIVATION	DEACTIVATION CONFIRMATION	ACTIVATION TERMINATION	RETURN INFO CAUSED BY LOCAL CMD	FILE TRANSFER	INTERROGATED BY GROUP <number></number>	REQUEST BY GROUP <n> COUNTER REQ</n>	UNKNOWN TYPE IDENTIFICATION	UNKNOWN CAUSE OF TRANSMISSION	UNKNOWN COMMON ADDRESS OF ADSU	UNKNOWN INFORMATION OBJECT ADDR	UNKNOWN INFORMATION OBJECT ADDR
NO.	MNEMONIC	1	2	3	4	5	6	7	8	9	10	11	12	13	20 to 36	37 to 41	44	45	46	47
<50>	C_SE_NC_1																			
<51>	C_BO_NA_1																			
<58>	C_SC_TA_1						х	Х	Х	Х	Х									
<59>	C_DC_TA_1																			
<60>	C_RC_TA_1																			
<61>	C_SE_TA_1																			
<62>	C_SE_TB_1																			
<63>	C_SE_TC_1																			
<64>	C_BO_TA_1																			
<70>	M_EI_NA_1*)				х															
<100>	C_IC_NA_1						х	х	х	х	х									
<101>	C_CI_NA_1						х	Х			Х									
<102>	C_RD_NA_1					х														
<103>	C_CS_NA_1			Х			Х	х												
<104>	C_TS_NA_1																			
<105>	C_RP_NA_1						Х	Х												
<106>	C_CD_NA_1																			
<107>	C_TS_TA_1																			
<110>	P_ME_NA_1																			
<111>	P_ME_NB_1																			
<112>	P_ME_NC_1						х	Х							Х					
<113>	P_AC_NA_1																			
<120>	F_FR_NA_1																			
<121>	F_SR_NA_1																			
<122>	F_SC_NA_1																			
<123>	F_LS_NA_1																			
<124>	F_AF_NA_1																			
<125>	F_SG_NA_1																			
<126>	F_DR_TA_1*)																			

6. BASIC APPLICATION FUNCTIONS

Station Initialization:

Remote initialization

Cyclic Data Transmission:

Cyclic data transmission

Read Procedure:

Read procedure

Spontaneous Transmission:

Spontaneous transmission

Double transmission of information objects with cause of transmission spontaneous:

The following type identifications may be transmitted in succession caused by a single status change of an information object. The particular information object addresses for which double transmission is enabled are defined in a project-specific list.

- □ Single point information: M_SP_NA_1, M_SP_TA_1, M_SP_TB_1, and M_PS_NA_1
- Double point information: M_DP_NA_1, M_DP_TA_1, and M_DP_TB_1
- Step position information: M_ST_NA_1, M_ST_TA_1, and M_ST_TB_1
- Bitstring of 32 bits: M_BO_NA_1, M_BO_TA_1, and M_BO_TB_1 (if defined for a specific project)
- Measured value, normalized value: M_ME_NA_1, M_ME_TA_1, M_ME_ND_1, and M_ME_TD_1
- Measured value, scaled value: M_ME_NB_1, M_ME_TB_1, and M_ME_TE_1
- Measured value, short floating point number: M_ME_NC_1, M_ME_TC_1, and M_ME_TF_1

Station interrogation:

🕱 Global

🕱 Group 1	🕱 Group 5	🕱 Group 9	🕱 Group 13
🗙 Group 2	🕱 Group 6	🗙 Group 10	🗙 Group 14
🗙 Group 3	🕱 Group 7	🗙 Group 11	🔀 Group 15
🔀 Group 4	🔀 Group 8	Group 12	🔀 Group 16

Clock synchronization:

Clock synchronization (optional, see Clause 7.6)

Command transmission:

- Direct command transmission
- Direct setpoint command transmission
- Select and execute command
- Select and execute setpoint command
- C_SE ACTTERM used
- No additional definition
- Short pulse duration (duration determined by a system parameter in the outstation)
- Long pulse duration (duration determined by a system parameter in the outstation)
- Persistent output

Supervision of maximum delay in command direction of commands and setpoint commands

Maximum allowable delay of commands and setpoint commands: 10 s

GE Multilin

Transmission of integrated totals:

- Mode A: Local freeze with spontaneous transmission
- Mode B: Local freeze with counter interrogation
- Mode C: Freeze and transmit by counter-interrogation commands
- Mode D: Freeze by counter-interrogation command, frozen values reported simultaneously
- Counter read
- Counter freeze without reset
- Counter freeze with reset
- Counter reset
- General request counter
- Request counter group 1
- Request counter group 2
- Request counter group 3
- Request counter group 4

Parameter loading:

- Threshold value
- Smoothing factor
- Low limit for transmission of measured values
- High limit for transmission of measured values

Parameter activation:

Activation/deactivation of persistent cyclic or periodic transmission of the addressed object

Test procedure:

Test procedure

File transfer:

File transfer in monitor direction:

- Transparent file
- Transmission of disturbance data of protection equipment
- Transmission of sequences of events
- Transmission of sequences of recorded analog values

File transfer in control direction:

Transparent file

Background scan:

Background scan

Acquisition of transmission delay:

Acquisition of transmission delay

D

L90 Line Differential Relay

Definition of time outs:

PARAMETER	DEFAULT VALUE	REMARKS	SELECTED VALUE
t ₀	30 s	Timeout of connection establishment	120 s
<i>t</i> ₁	15 s	Timeout of send or test APDUs	15 s
t ₂	10 s	Timeout for acknowlegements in case of no data messages $t_2 < t_1$	10 s
t ₃	20 s	Timeout for sending test frames in case of a long idle state	20 s

Maximum range of values for all time outs: 1 to 255 s, accuracy 1 s

Maximum number of outstanding I-format APDUs k and latest acknowledge APDUs (w):

PARAMETER	DEFAULT VALUE	REMARKS	SELECTED VALUE
k	12 APDUs	Maximum difference receive sequence number to send state variable	12 APDUs
W	8 APDUs	Latest acknowledge after receiving W I-format APDUs	8 APDUs

Maximum range of values k:

1 to 32767 (2¹⁵ – 1) APDUs, accuracy 1 APDU

Maximum range of values *w*: 1 to 32767

1 to 32767 APDUs, accuracy 1 APDU Recommendation: *w* should not exceed two-thirds of *k*.

Portnumber:

PARAMETER	VALUE	REMARKS
Portnumber	2404	In all cases

RFC 2200 suite:

RFC 2200 is an official Internet Standard which describes the state of standardization of protocols used in the Internet as determined by the Internet Architecture Board (IAB). It offers a broad spectrum of actual standards used in the Internet. The suitable selection of documents from RFC 2200 defined in this standard for given projects has to be chosen by the user of this standard.

Ethernet 802.3

Serial X.21 interface

Other selection(s) from RFC 2200 (list below if selected)

D.1.2 POINT LIST

The IEC 60870-5-104 data points are configured through the **SETTINGS** \Rightarrow **PRODUCT SETUP** \Rightarrow **\bigcirc COMMUNICATIONS** \Rightarrow **\bigcirc DNP** / **IEC104 POINT LISTS** menu. Refer to the *Communications* section of Chapter 5 for additional details.

D

E.1.1 DNP V3.00 DEVICE PROFILE

The following table provides a 'Device Profile Document' in the standard format defined in the DNP 3.0 Subset Definitions Document.

Table E-1: DNP V3.00 DEVICE PROFILE (Sheet 1 of 3)

(Also see the IMPLEMENTATION TABLE in the following	ing section)							
Vendor Name: General Electric Multilin								
Device Name: UR Series Relay								
Highest DNP Level Supported:	Device Function:							
For Requests: Level 2 For Responses: Level 2	☐ Master ☑ Slave							
Notable objects, functions, and/or qualifiers supported list is described in the attached table):	in addition to the Highest DNP Levels Supported (the complete							
Binary Inputs (Object 1)								
Binary Input Changes (Object 2)								
Binary Outputs (Object 10)								
Binary Counters (Object 20)	Binary Counters (Object 20)							
Frozen Counters (Object 21)								
Counter Change Event (Object 22)	Counter Change Event (Object 22)							
Frozen Counter Event (Object 23)								
Analog Inputs (Object 30)								
Analog Input Changes (Object 32)								
Analog Deadbands (Object 34)								
File Transfer (Object 70)								
Maximum Data Link Frame Size (octets):	Maximum Application Fragment Size (octets):							
Transmitted: 292	Transmitted: 240							
Received: 292	Received: 2048							
Maximum Data Link Re-tries:	Maximum Application Layer Re-tries:							
 None Fixed at 2 Configurable 	☑ None ☐ Configurable							
Requires Data Link Layer Confirmation:								
 Never Always Sometimes Configurable 								

Table E-1: DNP V3.00 DEVICE PROFILE (Sheet 2 of 3)

Requires Application Layer	Confirmation:							
 Never Always When reporting Event When sending multi-fra Sometimes Configurable 		S						
Timeouts while waiting for:								
Data Link Confirm: Complete Appl. Fragment: Application Confirm: Complete Appl. Response:	 ☐ None ☑ None ☑ None ☑ None 	 Fixed at 3 s Fixed at Fixed at 4 s Fixed at 	 Variable Variable Variable Variable Variable 	 Configurable Configurable Configurable Configurable 				
Others:								
Others:Transmission Delay:No intentional delayInter-character Timeout:50 msNeed Time Delay:Configurable (default = 24 hrs.)Select/Operate Arm Timeout:10 sBinary input change scanning period:8 times per power system cyclePacked binary change process period:1 sAnalog input change scanning period:500 msCounter change scanning period:500 msFrozen counter event scanning period:500 msUnsolicited response notification delay:500 msUnsolicited response retry delayconfigurable 0 to 60 sec.								
Sends/Executes Control Op	erations:							
WRITE Binary Outputs SELECT/OPERATE DIRECT OPERATE DIRECT OPERATE – NO ACI	 Never Never Never Never Never 	 ☐ Always ☑ Always ☑ Always ☑ Always ☑ Always 	 Sometimes Sometimes Sometimes Sometimes 	 Configurable Configurable Configurable Configurable 				
Count > 1Image: NeverPulse OnImage: NeverPulse OffImage: NeverLatch OnImage: NeverLatch OffImage: Never	 Always Always Always Always Always Always 	 Sometimes Sometimes Sometimes Sometimes Sometimes 	 Configur Configur Configur Configur Configur Configur 	rable rable rable				
QueueNeverClear QueueNever	AlwaysAlways	SometimesSometimes	Configur Configur					
determined by the VIRTUAL tion in the UR; that is, the a it will reset after one pass of	. INPUT X TYPE set appropriate Virtua of FlexLogic™. T	ttings. Both "Pulse On al Input is put into the he On/Off times and (" and "Latch On" ope "On" state. If the Vir Count value are igno	persistence of Virtual Inputs is erations perform the same func- tual Input is set to "Self-Reset", ored. "Pulse Off" and "Latch Off" rations both put the appropriate				

Virtual Input into the "On" state.

Ε

Table E-1: DNP V3.00 DEVICE PROFILE (Sheet 3 of 3)

Reports Binary Input Change Events when no specific variation requested:	Reports time-tagged Binary Input Change Events when no specific variation requested:
 Never Only time-tagged Only non-time-tagged Configurable 	 Never Binary Input Change With Time Binary Input Change With Relative Time Configurable (attach explanation)
Sends Unsolicited Responses:	Sends Static Data in Unsolicited Responses:
 Never Configurable Only certain objects Sometimes (attach explanation) ENABLE/DISABLE unsolicited Function codes supported 	 Never When Device Restarts When Status Flags Change No other options are permitted.
Default Counter Object/Variation:	Counters Roll Over at:
 No Counters Reported Configurable (attach explanation) Default Object: 20 Default Variation: 1 Point-by-point list attached 	 No Counters Reported Configurable (attach explanation) 16 Bits (Counter 8) 32 Bits (Counters 0 to 7, 9) Other Value: Point-by-point list attached
Sends Multi-Fragment Responses:	
i Yes ☐ No	

E.1.2 IMPLEMENTATION TABLE

The following table identifies the variations, function codes, and qualifiers supported by the L90 in both request messages and in response messages. For static (non-change-event) objects, requests sent with qualifiers 00, 01, 06, 07, or 08, will be responded with qualifiers 00 or 01. Static object requests sent with qualifiers 17 or 28 will be responded with qualifiers 17 or 28. For change-event objects, qualifiers 17 or 28 are always responded.

Table E-2: IMPLEMENTATION TABLE (Sheet 1 of 4)

OBJECT			REQUEST		RESPONSE			
OBJECT NO.	VARIATION NO.	DESCRIPTION	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)		
1	0	Binary Input (Variation 0 is used to request default variation)	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)				
	1	Binary Input	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) (see Note 2)		
	2	Binary Input with Status	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) (see Note 2)		
2	0	Binary Input Change (Variation 0 is used to request default variation)	1 (read)	06 (no range, or all) 07, 08 (limited quantity)				
	1	Binary Input Change without Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)		
	2	Binary Input Change with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response 130 (unsol. resp.)	17, 28 (index)		
	3 (parse only)	Binary Input Change with Relative Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)				
10	0	Binary Output Status (Variation 0 is used to request default variation)	1 (read)	00, 01(start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)				
	2	Binary Output Status	1 (read)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) <i>(see Note 2)</i>		
12	1	Control Relay Output Block	3 (select) 4 (operate) 5 (direct op) 6 (dir. op, noack)	00, 01 (start-stop) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	echo of request		
20	0	Binary Counter (Variation 0 is used to request default variation)	1 (read) 7 (freeze) 8 (freeze noack) 9 (freeze clear) 10 (frz. cl. noack) 22 (assign class)	00, 01(start-stop) 06(no range, or all) 07, 08(limited quantity) 17, 28(index)				
	1	32-Bit Binary Counter	1 (read) 7 (freeze) 8 (freeze noack) 9 (freeze clear) 10 (frz. cl. noack) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) (see Note 2)		

Note 1: A default variation refers to the variation responded when variation 0 is requested and/or in class 0, 1, 2, or 3 scans. The default variations for object types 1, 2, 20, 21, 22, 23, 30, and 32 are selected via relay settings. Refer to the *Communications* section in Chapter 5 for details. This optimizes the class 0 poll data size.

Note 2: For static (non-change-event) objects, qualifiers 17 or 28 are only responded when a request is sent with qualifiers 17 or 28, respectively. Otherwise, static object requests sent with qualifiers 00, 01, 06, 07, or 08, will be responded with qualifiers 00 or 01 (for changeevent objects, qualifiers 17 or 28 are always responded.)

Note 3: Cold restarts are implemented the same as warm restarts - the L90 is not restarted, but the DNP process is restarted.

Table E-2: IMPLEMENTATION TABLE (Sheet 2 of 4)

OBJECT			REQUEST		RESPONSE			
OBJECT NO.	VARIATION NO.	DESCRIPTION	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)		
20	2	16-Bit Binary Counter	1 (read)	00, 01 (start-stop)	129 (response)	00, 01 (start-stop)		
cont'd			7 (freeze)	06 (no range, or all)		17, 28 (index)		
			8 (freeze noack)	07, 08 (limited quantity)		(see Note 2)		
			9 (freeze clear)	17, 28 (index)				
			10 (frz. cl. noack)					
			22 (assign class)					
	5	32-Bit Binary Counter without Flag	1 (read)	00, 01 (start-stop)	129 (response)	00, 01 (start-stop)		
			7 (freeze)	06 (no range, or all)		17, 28 (index)		
			8 (freeze noack)	07, 08 (limited quantity)		(see Note 2)		
			9 (freeze clear)	17, 28 (index)				
			10 (frz. cl. noack)					
			22 (assign class)					
	6	16-Bit Binary Counter without Flag	1 (read)	00, 01 (start-stop)	129 (response)	00, 01 (start-stop)		
			7 (freeze)	06 (no range, or all)		17, 28 (index)		
			8 (freeze noack)	07, 08 (limited quantity)		(see Note 2)		
			9 (freeze clear)	17, 28 (index)				
			10 (frz. cl. noack)					
	-		22 (assign class)					
21	0	Frozen Counter	1 (read)	00, 01 (start-stop)				
		(Variation 0 is used to request default	22 (assign class)	06 (no range, or all)				
		variation)		07, 08 (limited quantity)				
				17, 28 (index)				
	1	32-Bit Frozen Counter	1 (read)	00, 01 (start-stop)	129 (response)	00, 01 (start-stop)		
			22 (assign class)	06 (no range, or all)		17, 28 (index)		
				07, 08 (limited quantity)		(see Note 2)		
				17, 28 (index)				
	2	16-Bit Frozen Counter	1 (read)	00, 01 (start-stop)	129 (response)	00, 01 (start-stop)		
			22 (assign class)	06 (no range, or all)		17, 28 (index)		
				07, 08 (limited quantity)		(see Note 2)		
				17, 28 (index)				
	9	32-Bit Frozen Counter without Flag	1 (read)	00, 01 (start-stop)	129 (response)	00, 01 (start-stop)		
			22 (assign class)	06 (no range, or all)		17, 28 (index)		
				07, 08 (limited quantity)		(see Note 2)		
				17, 28 (index)				
l	10	16-Bit Frozen Counter without Flag	1 (read)	00, 01 (start-stop)	129 (response)	00, 01 (start-stop)		
			22 (assign class)	06 (no range, or all)		17, 28 (index)		
				07, 08 (limited quantity)		(see Note 2)		
				17, 28 (index)				
22	0	5	1 (read)	06 (no range, or all)				
		to request default variation)		07, 08 (limited quantity)				
	1	32-Bit Counter Change Event	1 (read)	06 (no range, or all)	129 (response)	17, 28 (index)		
				07, 08 (limited quantity)				
	2	16-Bit Counter Change Event	1 (read)	06 (no range, or all)	129 (response)	17, 28 (index)		
				07, 08 (limited quantity)	130 (unsol. resp.)			
	5	32-Bit Counter Change Event with Time	1 (read)	06 (no range, or all)	129 (response)	17, 28 (index)		
				07, 08 (limited quantity)	130 (unsol. resp.)			
	6	16-Bit Counter Change Event with Time	1 (read)	06 (no range, or all)	129 (response)	17, 28 (index)		
				07, 08 (limited quantity)	130 (unsol. resp.)			
23	0	Frozen Counter Event (Variation 0 is used	1 (read)	06 (no range, or all)				
		to request default variation)		07, 08 (limited quantity)				
	1	32-Bit Frozen Counter Event	1 (read)	06 (no range, or all)	129 (response)	17, 28 (index)		
				07, 08 (limited quantity)	130 (unsol. resp.)			
			1.			47.00 //		
	2	16-Bit Frozen Counter Event	1 (read)	06 (no range, or all)	129 (response)	17, 28 (index)		

Note 1: A default variation refers to the variation responded when variation 0 is requested and/or in class 0, 1, 2, or 3 scans. The default variations for object types 1, 2, 20, 21, 22, 23, 30, and 32 are selected via relay settings. Refer to the *Communications* section in Chapter 5 for details. This optimizes the class 0 poll data size.

Note 2: For static (non-change-event) objects, qualifiers 17 or 28 are only responded when a request is sent with qualifiers 17 or 28, respectively. Otherwise, static object requests sent with qualifiers 00, 01, 06, 07, or 08, will be responded with qualifiers 00 or 01 (for changeevent objects, qualifiers 17 or 28 are always responded.)

Note 3: Cold restarts are implemented the same as warm restarts - the L90 is not restarted, but the DNP process is restarted.

Table E–2: IMPLEMENTATION TABLE (Sheet 3 of 4)

OBJECT			REQUEST		RESPONSE	
NO.	VARIATION NO.	DESCRIPTION	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)
23 cont'd	5	32-Bit Frozen Counter Event with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	6	16-Bit Frozen Counter Event with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
30	0	Analog Input (Variation 0 is used to request default variation)	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)		
	1	32-Bit Analog Input	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) (see Note 2)
	2	16-Bit Analog Input	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) (see Note 2)
	3	32-Bit Analog Input without Flag	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) (see Note 2)
	4	16-Bit Analog Input without Flag	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) (see Note 2)
	5	short floating point	1 (read) 22 (assign class)	00, 01 (start-stop) 06(no range, or all) 07, 08(limited quantity) 17, 28(index)	129 (response)	00, 01 (start-stop) 17, 28 (index) (see Note 2)
32	0	Analog Change Event (Variation 0 is used to request default variation)	1 (read)	06 (no range, or all) 07, 08 (limited quantity)		
	1	32-Bit Analog Change Event without Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	2	16-Bit Analog Change Event without Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	3	32-Bit Analog Change Event with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	4	16-Bit Analog Change Event with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	5	short floating point Analog Change Event without Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	7	short floating point Analog Change Event with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
34	0	Analog Input Reporting Deadband (Variation 0 is used to request default variation)	1 (read)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)		
	1	16-bit Analog Input Reporting Deadband (default – see Note 1)	1 (read)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) (see Note 2)
			2 (write)	00, 01 (start-stop) 07, 08 (limited quantity) 17, 28 (index)		

Note 1: A default variation refers to the variation responded when variation 0 is requested and/or in class 0, 1, 2, or 3 scans. The default variations for object types 1, 2, 20, 21, 22, 23, 30, and 32 are selected via relay settings. Refer to the *Communications* section in Chapter 5 for details. This optimizes the class 0 poll data size.

Note 2: For static (non-change-event) objects, qualifiers 17 or 28 are only responded when a request is sent with qualifiers 17 or 28, respectively. Otherwise, static object requests sent with qualifiers 00, 01, 06, 07, or 08, will be responded with qualifiers 00 or 01 (for changeevent objects, qualifiers 17 or 28 are always responded.)

Note 3: Cold restarts are implemented the same as warm restarts - the L90 is not restarted, but the DNP process is restarted.

E-6

Table E–2: IMPLEMENTATION TABLE (Sheet 4 of 4)

OBJECT			REQUEST		RESPONSE	
OBJECT NO.	NO.	DESCRIPTION	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)
34 cont'd	2	32-bit Analog Input Reporting Deadband	1 (read)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) (see Note 2)
			2 (write)	00, 01 (start-stop) 07, 08 (limited quantity) 17, 28 (index)		
	3	Short floating point Analog Input Reporting Deadband	1 (read)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) <i>(see Note 2)</i>
50	1	Time and Date (default – see Note 1)	1 (read) 2 (write)	00, 01 (start-stop) 06 (no range, or all) 07 (limited qty=1) 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) (see Note 2)
52	2	Time Delay Fine			129 (response)	07 (limited quantity) (quantity = 1)
60	0	Class 0, 1, 2, and 3 Data	1 (read) 20 (enable unsol) 21 (disable unsol) 22 (assign class)	06 (no range, or all)		
	1	Class 0 Data	1 (read) 22 (assign class)	06 (no range, or all)		
	2	Class 1 Data	1 (read)	06 (no range, or all)		
	3	Class 2 Data	20 (enable unsol)	07, 08 (limited quantity)		
	4	Class 3 Data	21 (disable unsol) 22 (assign class)			
70	1	File identifier	2 (write)	1b (free format)	129 (response)	1b (free format)
	3	File command	25 (open) 27 (delete)	5b (free format)		
	4	File command status	1 (read) 22 (assign class) 26 (close) 30 (abort)	06 (no range, or all) 07, 08 (limited quantity) 5b (free format)	129 (response) 130 (unsol. resp.)	5b (free format)
	5	File transfer	1 (read) 2 (write) 22 (assign class)	06 (no range, or all) 07, 08 (limited quantity) 5b (free format)	129 (response) 130 (unsol. resp.)	5b (free format)
	6	File transfer status	1 (read) 22 (assign class)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	5b (free format)
	7	File descriptor	1 (read) 22 (assign class) 28 (get file info.)	06 (no range, or all) 07, 08 (limited quantity) 5b (free format)	129 (response) 130 (unsol. resp.)	5b (free format)
80	1	Internal Indications	2 (write)	00 (start-stop) (index must =7)		
		No Object (function code only) see Note 3	13 (cold restart)			
		No Object (function code only)	14 (warm restart)	1		

Note 1: A default variation refers to the variation responded when variation 0 is requested and/or in class 0, 1, 2, or 3 scans. The default variations for object types 1, 2, 20, 21, 22, 23, 30, and 32 are selected via relay settings. Refer to the *Communications* section in Chapter 5 for details. This optimizes the class 0 poll data size.

Note 2: For static (non-change-event) objects, qualifiers 17 or 28 are only responded when a request is sent with qualifiers 17 or 28, respectively. Otherwise, static object requests sent with qualifiers 00, 01, 06, 07, or 08, will be responded with qualifiers 00 or 01 (for changeevent objects, qualifiers 17 or 28 are always responded.)

Note 3: Cold restarts are implemented the same as warm restarts - the L90 is not restarted, but the DNP process is restarted.

Ε

BINARY INPUT POINTS

E.2.1 BINARY INPUT POINTS

The DNP binary input data points are configured through the PRODUCT SETUP ⇔ ⊕ COMMUNICATIONS ⇔ ⊕ DNP / IEC104 POINT LISTS DINARY INPUT / MSP POINTS menu. Refer to the Communications section of Chapter 5 for additional details. When a freeze function is performed on a binary counter point, the frozen value is available in the corresponding frozen counter point.

Static (Steady-State) Object Number: 1
Change Event Object Number: 2
Request Function Codes supported: 1 (read), 22 (assign class)
Static Variation reported when variation 0 requested: 2 (Binary Input with status)
Change Event Variation reported when variation 0 requested: 2 (Binary Input Change with Time)

Change Event Scan Rate: 8 times per power system cycle

Change Event Buffer Size: 1000

E.2.2 BINARY AND CONTROL RELAY OUTPUT

Supported Control Relay Output Block fields: Pulse On, Pulse Off, Latch On, Latch Off, Paired Trip, Paired Close.

BINARY OUTPUT STATUS POINTS

Object Number: 10

Request Function Codes supported: 1 (read)

Default Variation reported when Variation 0 requested: 2 (Binary Output Status)

CONTROL RELAY OUTPUT BLOCKS

Object Number: 12

Request Function Codes supported: 3 (select), 4 (operate), 5 (direct operate), 6 (direct operate, noack)

Table E–3: BINARY/CONTROL OUTPUTS

POINT	NAME/DESCRIPTION
0	Virtual Input 1
1	Virtual Input 2
2	Virtual Input 3
3	Virtual Input 4
4	Virtual Input 5
5	Virtual Input 6
6	Virtual Input 7
7	Virtual Input 8
8	Virtual Input 9
9	Virtual Input 10
10	Virtual Input 11
11	Virtual Input 12
12	Virtual Input 13
13	Virtual Input 14
14	Virtual Input 15
15	Virtual Input 16
16	Virtual Input 17
17	Virtual Input 18
18	Virtual Input 19
19	Virtual Input 20
20	Virtual Input 21
21	Virtual Input 22
22	Virtual Input 23
23	Virtual Input 24
24	Virtual Input 25
25	Virtual Input 26
26	Virtual Input 27
27	Virtual Input 28
28	Virtual Input 29
29	Virtual Input 30
30	Virtual Input 31
31	Virtual Input 32

Table E-3: BINARY/CONTROL OUTPUTS

POINT	NAME/DESCRIPTION
32	Virtual Input 33
33	Virtual Input 34
34	Virtual Input 35
35	Virtual Input 36
36	Virtual Input 37
37	Virtual Input 38
38	Virtual Input 39
39	Virtual Input 40
40	Virtual Input 41
41	Virtual Input 42
42	Virtual Input 43
43	Virtual Input 44
44	Virtual Input 45
45	Virtual Input 46
46	Virtual Input 47
47	Virtual Input 48
48	Virtual Input 49
49	Virtual Input 50
50	Virtual Input 51
51	Virtual Input 52
52	Virtual Input 53
53	Virtual Input 54
54	Virtual Input 55
55	Virtual Input 56
56	Virtual Input 57
57	Virtual Input 58
58	Virtual Input 59
59	Virtual Input 60
60	Virtual Input 61
61	Virtual Input 62
62	Virtual Input 63
63	Virtual Input 64

The following table lists both Binary Counters (Object 20) and Frozen Counters (Object 21). When a freeze function is performed on a Binary Counter point, the frozen value is available in the corresponding Frozen Counter point.

BINARY COUNTERS						
Static (Steady-State) Object Number: 20						
Change Event Object Number: 22						
Request Function Codes supported:	1 (read), 7 (freeze), 8 (freeze noack), 9 (freeze and clear), 10 (freeze and clear, noack), 22 (assign class)					
Static Variation reported when variation	on 0 requested: 1 (32-Bit Binary Counter with Flag)					
Change Event Variation reported whe	n variation 0 requested: 1 (32-Bit Counter Change Event without time)					
Change Event Buffer Size: 10						
Default Class for all points: 2						
FROZEN COUNTERS						
Static (Steady-State) Object Number:	Static (Steady-State) Object Number: 21					
Change Event Object Number: 23	Change Event Object Number: 23					
Request Function Codes supported: 1	l (read)					
Static Variation reported when variation	Static Variation reported when variation 0 requested: 1 (32-Bit Frozen Counter with Flag)					
Change Event Variation reported when variation 0 requested: 1 (32-Bit Frozen Counter Event without time)						
Change Event Buffer Size: 10	Change Event Buffer Size: 10					
Default Class for all points: 2						

Table E-4: BINARY AND FROZEN COUNTERS

POINT INDEX	NAME/DESCRIPTION
0	Digital Counter 1
1	Digital Counter 2
2	Digital Counter 3
3	Digital Counter 4
4	Digital Counter 5
5	Digital Counter 6
6	Digital Counter 7
7	Digital Counter 8
8	Oscillography Trigger Count
9	Events Since Last Clear

A counter freeze command has no meaning for counters 8 and 9. L90 Digital Counter values are represented as 32-bit integers. The DNP 3.0 protocol defines counters to be unsigned integers. Care should be taken when interpreting negative counter values.

E.2.4 ANALOG INPUTS

The DNP analog input data points are configured through the **PRODUCT SETUP** \Rightarrow \bigcirc **COMMUNICATIONS** \Rightarrow \bigcirc **DNP / IEC104 POINT LISTS** \Rightarrow **ANALOG INPUT / MME POINTS** menu. Refer to the *Communications* section of Chapter 5 for additional details.

It is important to note that 16-bit and 32-bit variations of analog inputs are transmitted through DNP as signed numbers. Even for analog input points that are not valid as negative values, the maximum positive representation is 32767 for 16-bit values and 2147483647 for 32-bit values. This is a DNP requirement.

The deadbands for all Analog Input points are in the same units as the Analog Input quantity. For example, an Analog Input quantity measured in volts has a corresponding deadband in units of volts. This is in conformance with DNP Technical Bulletin 9809-001: Analog Input Reporting Deadband. Relay settings are available to set default deadband values according to data type. Deadbands for individual Analog Input Points can be set using DNP Object 34.

Static (Steady-State) Object Number: 30

Change Event Object Number: 32

Request Function Codes supported: 1 (read), 2 (write, deadbands only), 22 (assign class)

Static Variation reported when variation 0 requested: 1 (32-Bit Analog Input)

Change Event Variation reported when variation 0 requested: 1 (Analog Change Event without Time)

Change Event Scan Rate: defaults to 500 ms

Change Event Buffer Size: 800

Default Class for all Points: 1

Ε

F.1.1 REVISION HISTORY

Table F-1: REVISION HISTORY

MANUAL P/N	L90 REVISION	RELEASE DATE	ECO
1601-0081-A1	1.0x	04 November 1998	N/A
1601-0081-A2	1.0x	09 December 1998	URL-039
1601-0081-A3	1.5x	25 June 1999	URL-051
1601-0081-A4	1.5x	10 August 1999	URL-055
1601-0081-A5	1.5x	02 September 1999	URL-057
1601-0081-A6	2.0x	17 December 1999	URL-063
1601-0081-A7	2.0x	26 January 2000	URL-064
1601-0081-A7-2	2.0x	07 April 2000	URL-068
1601-0081-A8	2.2x	12 May 2000	URL-067
1601-0081-A9	2.2x	14 June 2000	URL-070
1601-0081-A9-2	2.2x	21 June 2000	URL-071
1601-0081-A9-2a	2.2x	28 June 2000	URL-071a
1601-0081-B1	2.4x	08 September 2000	URL-075
1601-0081-B2	2.4x	03 November 2000	URL-077
1601-0081-B3	2.6x	08 March 2001	URL-079
1601-0081-B4	2.8x	24 September 2001	URL-088
1601-0081-B5	2.9x	03 December 2001	URL-090
1601-0081-B6	2.6x	27 February 2004	URX-120
1601-0081-C1	3.0x	02 July 2002	URL-092
1601-0081-C2	3.1x	30 August 2002	URL-098
1601-0081-C3	3.0x	18 November 2002	URL-101
1601-0081-C4	3.1x	18 November 2002	URL-102
1601-0081-C5	3.0x	11 February 2003	URL-105
1601-0081-C6	3.1x	11 February 2003	URL-106
1601-0081-D1	3.2x	11 February 2003	URL-108
1601-0081-D2	3.2x	02 June 2003	URX-084
1601-0081-E1	3.3x	01 May 2003	URX-080
1601-0081-E2	3.3x	29 May 2003	URX-083
1601-0081-F1	3.4x	10 December 2003	URX-111
1601-0081-F2	3.4x	09 February 2004	URX-115
1601-0081-G1	4.0x	23 March 2004	URX-123
1601-0081-G2	4.0x	17 May 2004	URX-136
1601-0081-H1	4.2x	30 June 2004	URX-145
1601-0081-H2	4.2x	16 July 2004	URX-151
1601-0081-J1	4.4x	15 September 2004	URX-156
1601-0081-K1	4.6x	15 February 2005	URX-176
1601-0081-L1	4.8x	05 August 2005	URX-202
1601-0081-M1	4.9x	15 December 2005	URX-208
1601-0081-M2	4.9x	27 February 2006	URX-214

F.1.2 CHANGES TO THE L90 MANUAL

Table F–2: MAJOR UPDATES FOR L90 MANUAL REVISION M2	
---	--

PAGE (M1)	PAGE (M2)	CHANGE	DESCRIPTION
Title	Title	Update	Manual part number to 1601-0081-M2
3-27	3-27	Update	Updated RS422 INTERFACE section
4-14	4-14	Update	Updated INVALID PASSWORD ENTRY sub-section
5-8	5-8	Update	Updated PASSWORD SECURITY section
5-210	5-210	Update	Updated DIRECT INPUTS/OUTPUTS section
	9-18	Add	Added INSTANTANEOUS ELEMENTS section

Table F-3: MAJOR UPDATES FOR L90 MANUAL REVISION M1

PAGE (L1)	PAGE (M1)	CHANGE	DESCRIPTION
Title	Title	Update	Manual part number to 1601-0081-M1
2-4	2-4	Update	Updated ORDERING section
4-4	4-4	Update	Updated FACEPLATE section
5-5	5-5	Update	Updated BREAKER-AND-A-HALF SCHEME diagram to 831783A2
5-17	5-18	Update	Updated IEC 61850 PROTOCOL sub-section
5-81	5-82	Update	Updated STUB BUS sub-section
5-82	5-84	Update	Updated LINE PICKUP section
5-149	5-151	Update	Updated NEUTRAL OVERVOLTAGE sub-section
9-5	9-5	Update	Updated BREAKER-AND-A-HALF section
B-8	B-8	Update	Updated MODBUS MEMORY MAP for revision 4.9x

Table F-4: MAJOR UPDATES FOR L90 MANUAL REVISION L1 (Sheet 1 of 2)

PAGE (K1)	PAGE (L1)	CHANGE	DESCRIPTION
Title	Title	Update	Manual part number to 1601-0081-L1
2-5	2-5	Update	Updated L90 ORDER CODES table
2-6	2-6	Update	Updated ORDER CODES FOR REPLACEMENT MODULES table
2-17	2-17	Update	Updated INPUTS specifications section
2-19	2-19	Update	Updated COMMUNICATIONS specifications section
3-8	3-8	Update	Updated CONTROL POWER section
3-10	3-10	Update	Updated CONTACT INPUTS/OUTPUTS section
3-18	3-18	Update	Updated CPU COMMUNICATIONS PORTS section
3-19	3-20	Update	Updated RS485 SERIAL CONNECTION diagram
3-23	3-24	Update	Updated G.703 INTERFACE section
3-28	3-29	Update	Updated RS422 AND FIBER INTERFACE CONNECTION drawing
	3-32	Add	Added C37.94SM INTERFACE section
	4-14	Add	Added INVALID PASSWORD ENTRY section
5-14	5-14	Update	Updated DNP PROTOCOL sub-section

Table F-4: MAJOR UPDATES FOR L90 MANUAL REVISION L1 (Sheet 2 of 2)

5-16 Add Added DNP / IEC 60870-5-104 POINT LISTS sub-section 5-16 5-17 Update Updated IEC 61850 PROTOCOL sub-section 5-19 5-20 Update Updated IEC 60870-5-104 PROTOCOL sub-section 5-24 5-25 Update Updated DATA LOGGER section 5-47 5-49 Update Updated DUAL BREAKER CONTROL LOGIC diagram to 827061AN 5-57 5-59 Update Updated FLEXLOGIC** OPERANDS table 5-79 5-81 Update Updated DISTANCE section for new memory polarization setting and logic 5-80 5-92 Update Updated PLASE DISTANCE ZONE 1 TO 3 SCHEME LOGIC diagram to 837002AH 5-134 5-136 Update Updated BREAKER FAILURE section 5-135 5-157 Update Updated SELETOR SWITCH section 5-175 Update Updated AUTORECLOSE section 5-176 Update Updated AUTORECLOSE section 5-175 Update Updated REMOTE INPUTS/OUTPUTS section 5-179 5-182 Update Updated REMOTE INPUTS/OUTPUTS section 5-205 Update Updated REMOTE	PAGE (K1)	PAGE (L1)	CHANGE	DESCRIPTION
5-195-20UpdateUpdated IEC 60870-5-104 PROTOCOL sub-section5-245-25UpdateUpdated DATA LOGGER section5-475-49UpdateUpdated DUAL BREAKER CONTROL LOGIC diagram to 827061AN5-575-59UpdateUpdated FLEXLOGICT** OPERANDS table5-795-81UpdateUpdated LINE PICKUP section5-815-83UpdateUpdated DISTANCE section for new memory polarization setting and logic5-905-92UpdateUpdated PHASE DISTANCE ZONE 1 TO 3 SCHEME LOGIC diagram to 837002AH5-1345-136UpdateUpdated BREAKER FAILURE section5-157UpdateUpdated BREAKER FAILURE section5-158UpdateUpdated SELECTOR SWITCH section5-1755-175UpdateUpdated BREAKER FLASHOVER sub-section5-1755-182UpdateUpdated AUTORECLOSE section5-1835-186UpdateUpdated AUTORECLOSE section5-2045-207UpdateUpdated DIRECT INPUTS section5-158UpdateUpdated REMOTE INPUTS section5-2045-207UpdateUpdated PHASE COMPENSATION section8-68-6UpdateUpdated RELAY SYNCHRONIZATION section8-758-75UpdateUpdated RELAY SYNCHRONIZATION section8-758-8UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated BINARY INPUT POINTS sectionE-8E-8UpdateUpdated BINARY INPUT POINT SectionE-14E-9Update<		5-16	Add	Added DNP / IEC 60870-5-104 POINT LISTS sub-section
5-245-25UpdateUpdated DATA LOGGER section5-475-49UpdateUpdated DUAL BREAKER CONTROL LOGIC diagram to 827061AN5-575-59UpdateUpdated FLEXLOGIC™ OPERANDS table5-795-81UpdateUpdated DISTANCE section5-815-83UpdateUpdated DISTANCE section for new memory polarization setting and logic5-905-92UpdateUpdated PHASE DISTANCE ZONE 1 TO 3 SCHEME LOGIC diagram to 837002AH5-1345-136UpdateUpdated BREAKER FAILURE section5-1555-157UpdateUpdated SETTING GROUPS section5-1565-158UpdateUpdated BREAKER FLASHOVER sub-section5-1725-175UpdateUpdated AUTORECLOSE section5-1795-182UpdateUpdated AUTORECLOSE section5-1835-186UpdateUpdated REMOTE INPUTS section5-2025-205UpdateUpdated DIRECT INPUTS/OUTPUTS section8-68-6UpdateUpdated RELAY SYNCHRONIZATION section8-158-15UpdateUpdated RELAY SYNCHRONIZATION section8-8B-8UpdateUpdated IEC 60870-5-104 POINT LIST sub-sectionE-8E-8UpdateUpdated BINARY INPUT POINTS sectionE-14E-9UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-16	5-17	Update	Updated IEC 61850 PROTOCOL sub-section
5-475-49UpdateUpdated DUAL BREAKER CONTROL LOGIC diagram to 827061AN5-575-59UpdateUpdated FLEXLOGIC™ OPERANDS table5-795-81UpdateUpdated LINE PICKUP section5-815-83UpdateUpdated DISTANCE section for new memory polarization setting and logic5-905-92UpdateUpdated PHASE DISTANCE ZONE 1 TO 3 SCHEME LOGIC diagram to 837002AH5-1345-136UpdateUpdated BREAKER FAILURE section5-1555-157UpdateUpdated SETTING GROUPS section5-1565-158UpdateUpdated BREAKER FLASHOVER sub-section5-1725-175UpdateUpdated BREAKER FLASHOVER sub-section5-1735-182UpdateUpdated AUTORECLOSE section5-1745-182UpdateUpdated AUTORECLOSE section5-1755-184UpdateUpdated AUTORECLOSE section5-1755-205UpdateUpdated DIRECT INPUTS/OUTPUTS section5-2045-207UpdateUpdated DIRECT INPUTS/OUTPUTS section8-68-6UpdateUpdated RELAY SYNCHRONIZATION section8-158-15UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated IEC 60870-5-104 POINT LIST sub-sectionE-8E-8UpdateUpdated BINARY INPUT POINTS sectionE-14E-9Updated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-19	5-20	Update	Updated IEC 60870-5-104 PROTOCOL sub-section
5-575-59UpdateUpdated FLEXLOGICTM OPERANDS table5-795-81UpdateUpdated LINE PICKUP section5-815-83UpdateUpdated DISTANCE section for new memory polarization setting and logic5-905-92UpdateUpdated PHASE DISTANCE ZONE 1 TO 3 SCHEME LOGIC diagram to 837002AH5-1345-136UpdateUpdated BREAKER FAILURE section5-1555-157UpdateUpdated SETTING GROUPS section5-1565-158UpdateUpdated BREAKER FLASHOVER sub-section5-1725-175UpdateUpdated BREAKER FLASHOVER sub-section5-1795-182UpdateUpdated VT FUSE FAILURE section5-1835-186UpdateUpdated AUTORECLOSE section5-2025-205UpdateUpdated REMOTE INPUTS section5-2045-207UpdateUpdated DIRECT INPUTS/OUTPUTS section8-68-6UpdateUpdated PHASE COMPENSATION section8-79D-9UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated IEC 60870-5-104 POINT LIST sub-sectionE-8E-8UpdateUpdated BINARY INPUT POINTS sectionE-14E-9UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-24	5-25	Update	Updated DATA LOGGER section
5-795-81UpdateUpdated LINE PICKUP section5-815-83UpdateUpdated DISTANCE section for new memory polarization setting and logic5-905-92UpdateUpdated PHASE DISTANCE ZONE 1 TO 3 SCHEME LOGIC diagram to 837002AH5-1345-136UpdateUpdated BREAKER FAILURE section5-1555-157UpdateUpdated SETTING GROUPS section5-1565-158UpdateUpdated SELECTOR SWITCH section5-1725-175UpdateUpdated BREAKER FLASHOVER sub-section5-1735-182UpdateUpdated AUTORECLOSE section5-1835-186UpdateUpdated DIRECT INPUTS section5-2025-205UpdateUpdated DIRECT INPUTS/OUTPUTS section5-2045-207UpdateUpdated RELAY SYNCHRONIZATION section8-68-6UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated BINARY INPUT POINTS sectionE-8E-8UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-47	5-49	Update	Updated DUAL BREAKER CONTROL LOGIC diagram to 827061AN
5-815-83UpdateUpdated DISTANCE section for new memory polarization setting and logic5-905-92UpdateUpdated PHASE DISTANCE ZONE 1 TO 3 SCHEME LOGIC diagram to 837002AH5-1345-136UpdateUpdated BREAKER FAILURE section5-1555-157UpdateUpdated SETTING GROUPS section5-1565-158UpdateUpdated SELECTOR SWITCH section5-1725-175UpdateUpdated BREAKER FLASHOVER sub-section5-1795-182UpdateUpdated VT FUSE FAILURE sub-section5-1835-186UpdateUpdated AUTORECLOSE section5-2025-205UpdateUpdated DIRECT INPUTS section5-2045-207UpdateUpdated PHASE COMPENSATION section8-68-6UpdateUpdated RELAY SYNCHRONIZATION section8-158-15UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated IEC 60870-5-104 POINT LIST sub-sectionE-8E-8UpdateUpdated BINARY INPUT POINTS sectionE-14E-9UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-57	5-59	Update	Updated FLEXLOGIC [™] OPERANDS table
5-905-92UpdateUpdated PHASE DISTANCE ZONE 1 TO 3 SCHEME LOGIC diagram to 837002AH5-1345-136UpdateUpdated BREAKER FAILURE section5-1555-157UpdateUpdated SETTING GROUPS section5-1565-158UpdateUpdated SELECTOR SWITCH section5-1725-175UpdateUpdated BREAKER FLASHOVER sub-section5-1795-182UpdateUpdated VT FUSE FAILURE sub-section5-1835-186UpdateUpdated AUTORECLOSE section5-2025-205UpdateUpdated DIRECT INPUTS section5-2045-207UpdateUpdated PHASE COMPENSATION section8-68-6UpdateUpdated RELAY SYNCHRONIZATION section8-158-15UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated IEC 60870-5-104 POINT LIST sub-sectionE-8E-8UpdateUpdated BINARY INPUT POINTS sectionE-14E-9UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-79	5-81	Update	Updated LINE PICKUP section
5-1345-136UpdateUpdated BREAKER FAILURE section5-1555-157UpdateUpdated SETTING GROUPS section5-1565-158UpdateUpdated SELECTOR SWITCH section5-1725-175UpdateUpdated BREAKER FLASHOVER sub-section5-1795-182UpdateUpdated VT FUSE FAILURE sub-section5-1835-186UpdateUpdated AUTORECLOSE section5-2025-205UpdateUpdated REMOTE INPUTS section5-2045-207UpdateUpdated PHASE COMPENSATION section8-68-6UpdateUpdated RELAY SYNCHRONIZATION section8-758-15UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated BINARY INPUT POINTS sectionE-8E-8UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-81	5-83	Update	Updated DISTANCE section for new memory polarization setting and logic
5-1555-157UpdateUpdated SETTING GROUPS section5-1565-158UpdateUpdated SELECTOR SWITCH section5-1725-175UpdateUpdated BREAKER FLASHOVER sub-section5-1795-182UpdateUpdated VT FUSE FAILURE sub-section5-1835-186UpdateUpdated AUTORECLOSE section5-2025-205UpdateUpdated REMOTE INPUTS section5-2045-207UpdateUpdated DIRECT INPUTS/OUTPUTS section8-68-6UpdateUpdated RELAY SYNCHRONIZATION section8-158-15UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated BINARY INPUT POINTS sectionE-14E-9UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-90	5-92	Update	Updated PHASE DISTANCE ZONE 1 TO 3 SCHEME LOGIC diagram to 837002AH
5-1565-158UpdateUpdated SELECTOR SWITCH section5-1725-175UpdateUpdated BREAKER FLASHOVER sub-section5-1795-182UpdateUpdated VT FUSE FAILURE sub-section5-1835-186UpdateUpdated AUTORECLOSE section5-2025-205UpdateUpdated REMOTE INPUTS section5-2045-207UpdateUpdated DIRECT INPUTS/OUTPUTS section8-68-6UpdateUpdated RELAY SYNCHRONIZATION section8-158-15UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated BINARY INPUT POINTS sectionE-14E-9UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-134	5-136	Update	Updated BREAKER FAILURE section
5-1725-175UpdateUpdated BREAKER FLASHOVER sub-section5-1795-182UpdateUpdated VT FUSE FAILURE sub-section5-1835-186UpdateUpdated AUTORECLOSE section5-2025-205UpdateUpdated REMOTE INPUTS section5-2045-207UpdateUpdated DIRECT INPUTS/OUTPUTS section8-68-6UpdateUpdated PHASE COMPENSATION section8-158-15UpdateUpdated RELAY SYNCHRONIZATION sectionB-8B-8UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated IEC 60870-5-104 POINT LIST sub-sectionE-8E-8UpdateUpdated BINARY INPUT POINTS sectionE-14E-9UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-155	5-157	Update	Updated SETTING GROUPS section
5-1795-182UpdateUpdated VT FUSE FAILURE sub-section5-1835-186UpdateUpdated AUTORECLOSE section5-2025-205UpdateUpdated REMOTE INPUTS section5-2045-207UpdateUpdated DIRECT INPUTS/OUTPUTS section8-68-6UpdateUpdated PHASE COMPENSATION section8-158-15UpdateUpdated RELAY SYNCHRONIZATION sectionB-8B-8UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated IEC 60870-5-104 POINT LIST sub-sectionE-8E-8UpdateUpdated BINARY INPUT POINTS sectionE-14E-9UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-156	5-158	Update	Updated SELECTOR SWITCH section
5-1835-186UpdateUpdated AUTORECLOSE section5-2025-205UpdateUpdated REMOTE INPUTS section5-2045-207UpdateUpdated DIRECT INPUTS/OUTPUTS section8-68-6UpdateUpdated PHASE COMPENSATION section8-158-15UpdateUpdated RELAY SYNCHRONIZATION sectionB-8B-8UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated IEC 60870-5-104 POINT LIST sub-sectionE-8E-8UpdateUpdated BINARY INPUT POINTS sectionE-14E-9UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-172	5-175	Update	Updated BREAKER FLASHOVER sub-section
5-2025-205UpdateUpdated REMOTE INPUTS section5-2045-207UpdateUpdated DIRECT INPUTS/OUTPUTS section8-68-6UpdateUpdated PHASE COMPENSATION section8-158-15UpdateUpdated RELAY SYNCHRONIZATION section8-8B-8UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated IEC 60870-5-104 POINT LIST sub-sectionE-8E-8UpdateUpdated BINARY INPUT POINTS sectionE-14E-9UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-179	5-182	Update	Updated VT FUSE FAILURE sub-section
5-2045-207UpdateUpdated DIRECT INPUTS/OUTPUTS section8-68-6UpdateUpdated PHASE COMPENSATION section8-158-15UpdateUpdated RELAY SYNCHRONIZATION sectionB-8B-8UpdateUpdated MODBUS MEMORY MAP for release 4.8xD-9D-9UpdateUpdated IEC 60870-5-104 POINT LIST sub-sectionE-8E-8UpdateUpdated BINARY INPUT POINTS sectionE-14E-9UpdateUpdated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-183	5-186	Update	Updated AUTORECLOSE section
8-6 8-6 Update Updated PHASE COMPENSATION section 8-15 8-15 Update Updated RELAY SYNCHRONIZATION section B-8 B-8 Update Updated MODBUS MEMORY MAP for release 4.8x D-9 D-9 Update Updated IEC 60870-5-104 POINT LIST sub-section E-8 E-8 Update Updated BINARY INPUT POINTS section E-14 E-9 Update Updated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-202	5-205	Update	Updated REMOTE INPUTS section
8-15 8-15 Update Updated RELAY SYNCHRONIZATION section B-8 B-8 Update Updated MODBUS MEMORY MAP for release 4.8x D-9 D-9 Update Updated IEC 60870-5-104 POINT LIST sub-section E-8 E-8 Update Updated BINARY INPUT POINTS section E-14 E-9 Update Updated BINARY AND CONTROL RELAY OUTPUT POINTS section	5-204	5-207	Update	Updated DIRECT INPUTS/OUTPUTS section
B-8 B-8 Update Updated MODBUS MEMORY MAP for release 4.8x D-9 D-9 Update Updated IEC 60870-5-104 POINT LIST sub-section E-8 E-8 Update Updated BINARY INPUT POINTS section E-14 E-9 Update Updated BINARY AND CONTROL RELAY OUTPUT POINTS section	8-6	8-6	Update	Updated PHASE COMPENSATION section
D-9 D-9 Update Updated IEC 60870-5-104 POINT LIST sub-section E-8 E-8 Update Updated BINARY INPUT POINTS section E-14 E-9 Update Updated BINARY AND CONTROL RELAY OUTPUT POINTS section	8-15	8-15	Update	Updated RELAY SYNCHRONIZATION section
E-8 E-8 Update Updated BINARY INPUT POINTS section E-14 E-9 Update Updated BINARY AND CONTROL RELAY OUTPUT POINTS section	B-8	B-8	Update	Updated MODBUS MEMORY MAP for release 4.8x
E-14 E-9 Update Updated BINARY AND CONTROL RELAY OUTPUT POINTS section	D-9	D-9	Update	Updated IEC 60870-5-104 POINT LIST sub-section
	E-8	E-8	Update	Updated BINARY INPUT POINTS section
E-16 E-11 Update Updated ANALOG INPUTS section	E-14	E-9	Update	Updated BINARY AND CONTROL RELAY OUTPUT POINTS section
	E-16	E-11	Update	Updated ANALOG INPUTS section

Table F-5: MAJOR UPDATES FOR L90 MANUAL REVISION K1

PAGE (J1)	PAGE (K1)	CHANGE	DESCRIPTION
Title	Title	Update	Manual part number to 1601-0106-K1
2-5	2-5	Update	Updated L90 ORDER CODES table
3-6	3-6	Update	Updated TYPICAL WIRING DIAGRAM to 831782A3
3-19	3-19	Update	Updated RS485 SERIAL CONNECTION diagram to 827757A7
5-12	5-12	Update	Updated DISPLAY PROPERTIES section
5-14	5-14	Update	Updated DNP PROTOCOL sub-section
5-16	5-16	Update	Updated IEC 61850 PROTOCOL sub-section
5-164	5-165	Update	Updated DIGITAL ELEMENTS section
5-197	5-198	Update	The LATCHING OUTPUTS section is now a sub-section of the CONTACT OUTPUTS
5-200	5-201	Update	Updated REMOTE DEVICES section
5-202	5-203	Update	Updated REMOTE OUTPUTS section
B-8	B-8	Update	Updated MODBUS MEMORY MAP for firmware release 4.6x
	C-1	Add	Added IEC 61850 COMMUNICATIONS appendix
D-4	E-4	Update	Updated DNP IMPLEMENTATION section

F.2.1 STANDARD ABBREVIATIONS

^	
A	Ampere
AC	Alternating Current
A/D	Analog to Digital
AE	Accidental Energization, Application Entity
AMP ANG	Ampere
ANG	Angle
ANSI	American National Standards Institute
AR	Automatic Reclosure
	Application-layer Service Data Unit
ASYM	
AUTO	
AUX	
AVG	Average
	Bit Error Rate
BF	Breaker Fail
BFI	Breaker Failure Initiate
BKR	
BLK	
BLKG	
	Breakpoint of a characteristic
BRKR	Breaker
	- · ·
CAP	Capacitor
	Coupling Capacitor
CCVT	Coupling Capacitor Voltage Transformer
	Configure / Configurable
.CFG	Filename extension for oscillography files
CHK	Check
CHNL	
CLS	
CLSD	
CMND	
	Comparison
	Contact Output
	Communication
	Communications
COMP	Compensated, Comparison
CONN	Connection
	Continuous, Contact
CO-ORD	Coordination
CPU	Central Processing Unit
CRC	Cyclic Redundancy Code
CRT, CRNT .	Current
	Canadian Standards Association
CT	Current Transformer
CVT	Capacitive Voltage Transformer
	Oupuolario rollago manorollino
D/A	Digital to Analog
DC (dc)	Digital to Analog Direct Current
DC (dc)	Digital to Analog
DC (dc) DD DFLT	Digital to Analog Direct Current Disturbance Detector Default
DC (dc) DD DFLT DGNST	Digital to Analog Direct Current Disturbance Detector Default Diagnostics
DC (dc) DD DFLT DGNST DI	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input
DC (dc) DD DFLT DGNST DI DIFF	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential
DC (dc) DD DFLT DGNST DI DIFF DIR	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional
DC (dc) DD DFLT DGNST DI. DIFF DIR DISCREP	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy
DC (dc) DD DFLT DGNST DI DIFF DIR DISCREP DIST	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance
DC (dc) DD DFLT DGNST DIFF DIR DISCREP DISCREP DIST	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance Demand
DC (dc) DD DFLT DGNST DIFF DIR DISCREP DISCREP DIST	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance
DC (dc) DD DFLT DGNST DI DIFF DIR DISCREP DISCREP DIST DMD DNP DPO	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance Demand Distibuted Network Protocol Dropout
DC (dc) DD DFLT DGNST DIFF DIFF DISCREP DIST DMD. DNP DPO. DSP	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance Demand Distributed Network Protocol Dropout Digital Signal Processor
DC (dc) DD DFLT DGNST DI DIFF DISCREP DIST DMD DNP DNP DPO DSP dt	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance Demand Distributed Network Protocol Dropout Digital Signal Processor Rate of Change
DC (dc) DD DFLT DGNST DIFF DIFF DISCREP DISCREP DNP DNP. DNP. DNP. DNP. DNP. DN	Digital to Analog Direct Current Disturbance Detector Default Dignostics Digital Input Differential Directional Discrepancy Distance Demand Demand Distributed Network Protocol Dropout Digital Signal Processor Rate of Change Direct Transfer Trip
DC (dc) DD DFLT DGNST DIFF DIFF DISCREP DISCREP DNP DNP. DNP. DNP. DNP. DNP. DN	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance Demand Distributed Network Protocol Dropout Digital Signal Processor Rate of Change
DC (dc) DD DFLT DGNST DIFF DISCREP DISCREP DIST DNP DNP DPO DSP dt DTT DUTT	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance Demand Distributed Network Protocol Dropout Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip
DC (dc) DD DFLT DGNST DIFF DIFF DISCREP DIST DMD DNP DPO DSP dt DTT DUTT ENCRMNT	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance Demand Distributed Network Protocol Dropout Dropout Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip Encroachment
DC (dc) DD DFLT DGNST DIFF DIR DISCREP DIST DMD DNP DNP DNP DPO DSP dt DTT DUTT DUTT ENCRMNT EPRI	Digital to Analog Direct Current Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distrance Demand Distributed Network Protocol Dropout Distributed Network Protocol Dropout Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip Encroachment Electric Power Research Institute
DC (dc) DD DFLT DGNST DIFF DISCREP DISCREP DIST DMD DNP. DPO DNP. DPO DSP dt DTT DUTT ENCRMNT EPRI .EVT	Digital to Analog Direct Current Disturbance Detector Default Dignostics Digital Input Differential Directional Discrepancy Distance Demand Destance Demand Distributed Network Protocol Dropout Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip Electric Power Research Institute Filename extension for event recorder files
DC (dc) DD DFLT DGNST DIFF DISCREP DISCREP DIST DMD DNP. DPO DNP. DPO DSP dt DTT DUTT ENCRMNT EPRI .EVT	Digital to Analog Direct Current Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distrance Demand Distributed Network Protocol Dropout Distributed Network Protocol Dropout Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip Encroachment Electric Power Research Institute
DC (dc) DD DFLT DGNST DIFF DIR DISCREP DIST DMD DNP DMD DNP DMD DNP DPO DSP dt DTT DUTT ENCRMNT EPRI EVT EXT	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance Demand Distributed Network Protocol Dropout Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip Encroachment Electric Power Research Institute Filename extension for event recorder files Extension, External
DC (dc) DD DFLT DGNST DIFF DIR DISCREP DIST DMD. DNP DNP DPO DSP dt DTT DUTT ENCRMNT EPRI EVT EXT F	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance Demand Distributed Network Protocol Dropout Dropout Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip Encroachment Electric Power Research Institute Filename extension for event recorder files Extension, External Field
DC (dc) DD DFLT DGNST DIFF DIST DIST DMD DNP DNP DPO DSP dt DTT DUTT DUTT ENCRMNT EPRI EVT EXT F FAIL	Digital to Analog Direct Current Disturbance Detector Default Dignostics Digital Input Differential Differential Directional Discrepancy Distance Demand Demand Distributed Network Protocol Dropout Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip Encroachment Electric Power Research Institute Filename extension for event recorder files Extension, External Field Field
DC (dc) DD DFLT DFLT DIFF DIFF DISCREP DISCREP DIST DNP DNP DNP DNP DPO DSP dt DTT DUTT ENCRMNT EPRI EVT EXT FAIL FD	Digital to Analog Direct Current Disturbance Detector Default Dignostics Digital Input Differential Directional Discrepancy Distance Demand Distributed Network Protocol Dropout Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip Direct Under-reaching Transfer Trip Electric Power Research Institute Filename extension for event recorder files Field Field Field Failure Failure
DC (dc) DD DFLT DGNST DIFF DIFF DISCREP DIST DMD DNP DNP DNP DPO DSP dt DTT DUTT ENCRMNT ENCRMNT ENCRMNT EXT F F FD FD FD FD FD	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Discrepancy Distance Distance Demand Distributed Network Protocol Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip Encroachment Electric Power Research Institute Filename extension for event recorder files Extension, External Field Failure Failure Fault Detector Fault Detector
DC (dc) DD DFLT DGNST DI DIFF DIST DIST DMD DIST DMD DNP DSP dt DTT DUTT ENCRMNT EPRI EXT F FAIL FD FDL	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance Demand Distributed Network Protocol Dopout Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip Electric Power Research Institute Filename extension for event recorder files Extension, External Field Failure Fault Detector Fault Detector Fault Detector low-set
DC (dc) DD DFLT DGNST DIFF DIR DISCREP DIST DMD DNP DNP DNP DNP DNP DNP DNP DNP DSP dt DTT DUTT ENCRMNT EPRI EVT EXT FAIL FD FDL FLA	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance Demand Distributed Network Protocol Doropout Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip Electric Power Research Institute Filename extension for event recorder files Extension, External Fault Detector low-set Fault Detector low-set Fault Detector low-set Full Load Current
DC (dc) DD DFLT DGNST DI DIFF DIST DIST DMD DIST DMD DNP DSP dt DTT DUTT ENCRMNT EPRI EXT F FAIL FD FDL	Digital to Analog Direct Current Disturbance Detector Default Diagnostics Digital Input Differential Directional Discrepancy Distance Demand Distributed Network Protocol Doropout Digital Signal Processor Rate of Change Direct Transfer Trip Direct Under-reaching Transfer Trip Electric Power Research Institute Filename extension for event recorder files Extension, External Fault Detector low-set Fault Detector low-set Fault Detector low-set Full Load Current

FREQ	Frequency
FSK	Frequency Frequency-Shift Keying File Transfer Protocol
FTP	File Transfer Protocol
	FlexElement™ Forward
FVVD	Forward
G	Generator
GE	General Electric
GND	
GNTR	Generator General Object Oriented Substation Event
GPS	Global Positioning System
HARM	Harmonic / Harmonics
НСТ	High Current Time
HGF	High-Impedance Ground Fault (CT)
HMI	High-Impedance and Arcing Ground Human-Machine Interface
HTTP	Hyper Text Transfer Protocol
HYB	Hýbrid
	la stantan saus
I	Instantaneous Zero Sequence current
I_0	Positive Sequence current
I 2	Negative Sequence current
IĀ	Negative Sequence current Phase A current
IAB	Phase A minus B current
	Phase B current
	Phase B minus C current Phase C current
	Phase C current
ID	Identification
IED	Intelligent Electronic Device
IEC	International Electrotechnical Commission
	Institute of Electrical and Electronic Engineers
IG	Ground (not residual) current
IN	CT Residual Current (3lo) or Input
INC SEQ	CT Residual Current (3lo) or Input Incomplete Sequence
INIT	Initiate Instantaneous
INST	Instantaneous
INV	Inverse
1/0	Input/Output Instantaneous Overcurrent
IOV	Instantaneous Overvoltage
IRIG	Inter-Range Instrumentation Group
ISO	International Standards Organization
IUV	Instantaneous Undervoltage
KO	Zero Sequence Current Compensation
kA	Zero Sequence Current Compensation kiloAmpere
kV	kiloVolt
	Links Exclusion Divide
LED	Light Emitting Diode
	Line End Open Left Blinder
LOOP	Loopback
LPU	Line Pickup Locked-Rotor Current
LRA	Locked-Rotor Current
LIC	Load Tap-Changer
M	Machine
mA	MilliAmporo
MAG	
	Magnitude
IVIAIN	Magnitude Manual / Manually
MAX	Magnitude Manual / Manually Maximum
MAX MIC	Magnitude Manual / Manually Maximum Model Implementation Conformance
MAX MIC MIN	Magnitude Manual / Manually Maximum Model Implementation Conformance Minimum, Minutes
MAX MIC MIN MMI MMS	Magnitude Manual / Manually Maximum Model Implementation Conformance Minimum, Minutes Man Machine Interface Manufacturing Message Specification
MAX MIC MIN MMI MMS MRT	Magnitude Manual / Manually Maximum Model Implementation Conformance Minimum, Minutes Man Machine Interface Manufacturing Message Specification Minimum Response Time
MAX MIC MIN MMI MMS MRT	Magnitude Manual / Manually Maximum Model Implementation Conformance Minimum, Minutes Man Machine Interface Manufacturing Message Specification Minimum Response Time
MAX MIC MIN MMS MRT MSG MTA	Magnitude Manual / Manually Maximum Model Implementation Conformance Minimum, Minutes Man Machine Interface Manufacturing Message Specification Minimum Response Time Message Maximum Torque Angle
MAX MIC MIN MMS MMS MRT MSG MTA MTR	Magnitude Manual / Manually Maximum Model Implementation Conformance Minimum, Minutes Man Machine Interface Manufacturing Message Specification Minimum Response Time Message Maximum Torque Angle Motor
MAX MIC MN MMI MRT MSG MTA MTA MVA A	Magnitude Manual / Manually Maximum Model Implementation Conformance Minimum, Minutes Man Machine Interface Manufacturing Message Specification Minimum Response Time Message Maximum Torque Angle Motor MegaVolt-Ampere (total 3-phase) MegaVolt-Ampere (phase A)
MAX MIC MN MMI MRT MSG MTA MTA MVA A	Magnitude Manual / Manually Maximum Model Implementation Conformance Minimum, Minutes Man Machine Interface Manufacturing Message Specification Minimum Response Time Message Maximum Torque Angle

APPENDIX F

MVAR	. MegaVar (total 3-phase)
	. MegaVar (phase A)
MVAR_B	. MegaVar (phase B)
MVAR_C	. MegaVar (phase C)
MVARH	. MegaVar-Hour
MW	. MegaWatt (total 3-phase)
MW_A	. MegaWatt (phase A)
MW_B	. MegaWatt (phase B)
MW_C	. MegaWatt (phase C)
MWH	. MegaWatt-Hour
N	Noutral
N	Not Applicable
	. Not Applicable
NEG NMPLT	Namenlate
NOM	
	. Network Service Access Protocol
NTR	
0	. Over
OC, O/C	
O/P, Op	
OP	. Operate
OPER	. Operate
OPERATG	. Operating
0/5	. Operating System
051	. Open Systems Interconnect
	. Out-of-Step Blocking
OUT	
OVEREREO	. Overfrequency
OVER REQ.	
0vld	. Overload
Р	. Phase
	. Phase Comparison, Personal Computer
PCNT	. Percent
PF	. Power Factor (total 3-phase)
PF_A	. Power Factor (phase A) . Power Factor (phase B)
PF_B	. Power Factor (phase B)
PF_C	. Power Factor (phase C)
PFLL	. Phase and Frequency Lock Loop
PHS	
	. Protocol Implementation & Conformance
סאס	Statement
PKP	
POS	. Power Line Carrier
POTT	. Permissive Over-reaching Transfer Trip
PRESS	
PRI	
PROT	. Protection
	. Presentation Selector
pu	. Per Unit
PUIB	. Pickup Current Block
PUIT	. Pickup Current Trip
PUSHBTN	. Pushbutton
PUTT	. Permissive Under-reaching Transfer Trip
PWM	. Pulse Width Modulated
PWR	. Power
QUAD	Quadrilatoral
QUAD	Quaumatera
R	. Rate, Reverse
	. Reach Characteristic Angle
REF	Reference
REM	Remote
REV	
RI	. Reclose Initiate
RIP	. Reclose In Progress
RGT BLD	. Right Blinder
ROD	. Remote Open Detector
RST	
RST RSTR	. Restrained
RST RSTR RTD	. Restrained . Resistance Temperature Detector
RST RSTR RTD RTU	. Restrained . Resistance Temperature Detector . Remote Terminal Unit
RST RSTR RTD RTU	. Restrained . Resistance Temperature Detector
RST RSTR RTD RTU RX (Rx)	. Restrained . Resistance Temperature Detector . Remote Terminal Unit . Receive, Receiver
RST RSTR RTD RTU	. Restrained . Resistance Temperature Detector . Remote Terminal Unit . Receive, Receiver . second

SAT	CT Saturation
	Calast Defere Onerete
SBO	Select Before Operate
SCADA	Supervisory Control and Data Acquisition
SEC	Secondary
SEC	Secondary
SEL	Select / Selector / Selection
SENS	
SEQ	Sequence
SIR	Source Impedance Ratio Simple Network Time Protocol Source
	Circula Naturali Tima Drata sal
SNTP	Simple Network Time Protocol
SRC	Source
CCD	Single Side Dand
	Single Side Band
SSEL	Session Selector
STATS	Statistics
STATS	Jansucs
SUPN	Supervision
SUPV	Supervise / Supervision
SV	Supervision, Service
SYNC SYNCHCHK	Synchrocheck
SVNCUCUK	Synahrachaok
STINCHURK	Synchrocheck
т	Time transformer
1	. Time, transformer
тс	Time, transformer Thermal Capacity
TCD	Transmission Control Brotocol
	Transmission Control Protocol
1CU	Thermal Capacity Used
	Time Dial Multiplier
IEMP	Temperature Trivial File Transfer Protocol
TFTP	Trivial File Transfer Protocol
	Total Harmonia Distortion
	Total Harmonic Distortion
TMR	Timer
100	Time Overcurrent
τον	.Time Overvoltage
TRANS	Transiont
TRANS	
TRANSF	Transfer
	Transport Selector
TUC	
TUC	Time Undercurrent
TUV	Time Undervoltage
TV(T.)	
IX (IX)	Transmit, Transmitter
	المحاجية
U	Under
UC	Undercurrent
UCA	
UCA	Utility Communications Architecture
UDP	User Datagram Protocol
	Underwriters Laboratories
UNBAL	Unbalance
I IP	Universal Relay
URC	Universal Recloser Control
LIRS	Filename extension for settings files
UV	Undervoltage
	8
V/Hz	Volts per Hertz
V 0	Zero Sequence voltage Positive Sequence voltage
·	Positivo Soguoneo veltare
<u>v_</u> :	i usilive Sequence vollage
V 2	Negative Sequence voltage
VĀ	Phase A voltage
V/A D	Dhoop A to Diveltant
VAB	Phase A to B voltage
VAG	Phase A to Ground voltage
	Var-hour voltage
VB	Phase B voltage
VRΔ	Phase B to A voltage
vвG	Phase B to Ground voltage
VC	Phase C voltage
	Dhoop C to A voltage
VCA	Phase C to A voltage
VCG	Phase C to Ground voltage Variable Frequency
VI	variable Frequency
VIBR	Vibration
VT	Voltage Transformer
	Voltage Transformer Voltage Transformer Fuse Failure
VIFF	Voltage Transformer Fuse Failure
VTLOS	Voltage Transformer Loss Of Signal
· · LOO	voltage fransionner L055 Of Olynal
WDG	Winding
·····	Matthe sur
WH	.vvall-nour
w/ opt	With Option
w/p+	With Posport To
vvr (1	With Respect To
X	Reactance
X XDUCER	Iransducer
XFMR	Transformer
/// 1011/	
7	Impedance, Zone
∠	



For complete text of Warranty (including limitations and disclaimers), refer to GE Multilin Standard Conditions of Sale.

Numerics

10BASE-F	
communications options	3-18
description	3-20
interface	3-29
redundant option	3-18
settings	5-13
2 TERMINAL MODE	
3 TERMINAL MODE	
87L	
see index entry for CURRENT DIFFERENTIAL	
87L DIFFERENTIAL	
Modbus registers	B-27
87L TRIP	
FlexLogic™ operands	5-61
settings	

Α

ABBREVIATIONSF-4
AC CURRENT INPUTS2-18, 3-8, 5-39
AC VOLTAGE INPUTS 2-18, 3-9
ACTIVATING THE RELAY1-12, 4-12
ACTIVE SETTING GROUP
ACTUAL VALUES
description
main menu
maintenance
metering
product information
records 6-19
status
ALARM LEDs
ALARMS
ALTITUDE
ANSI DEVICES
APPARENT POWER
APPLICATION EXAMPLES
breaker trip circuit integrity 5-173
contact inputs
HV line configuration
LV fault
APPROVALS
ARCHITECTURE
ARCING CURRENT
AUTORECLOSE
actual values 6-5
description 5-190
FlexLogic™ operands 5-61
logic 5-197, 5-198, 5-199
Modbus registers B-15, B-29
sequence 5-200
settings 5-189, 5-192, 5-193, 5-194, 5-196
specifications
AUXILIARY OVERVOLTAGE
FlexLogic [™] operands
logic
Modbus registers
settings
specifications
AUXILIARY UNDERVOLTAGE
FlexLogic™ operands
logic 5-152

Modbus registers	B-36
settings	5-152
specifications	2-15
AUXILIARY VOLTAGE CHANNEL	3-9
AUXILIARY VOLTAGE METERING	6-14

В

BANKS	5-6, 5-39, 5-40
BATTERY FAIL	
BINARY INPUT POINTS	E-8
BINARY OUTPUT POINTS	E-9
BLOCK DIAGRAM	
BLOCK SETTING	
BREAKER ARCING CURRENT	
actual values	6-22
clearing	
FlexLogic [™] operands	
logic	
measurement	
Modbus registers	
settings	,
specifications	
BREAKER CONTROL	
	4.0
control of 2 breakers	
description	
dual breaker logic	
FlexLogic™ operands	
Modbus registers	
settings	5-49
BREAKER FAILURE	
description	
determination	
FlexLogic™ operands	
logic	
main path sequence	
Modbus registers	B-31
settings	
specifications	
BREAKER FLASHOVER	
FlexLogic [™] operands	
Modbus registers	B-14
settings	
specifications	
BREAKER-AND-A-HALF SCHEME .	
BRIGHTNESS	

С

C37.94 COMMUNICATIONS	
C37.94SM COMMUNICATIONS	
CE APPROVALS	
CHANGES TO L90 MANUAL	F-2
CHANGES TO MANUAL	F-2, F-3
CHANNEL ASYMMETRY	
settings	
CHANNEL COMMUNICATION	
CHANNEL MONITOR	2-9
CHANNEL STATUS	
Modbus registers	B-11
CHANNEL TESTS	
actual values	
commands	

Modbus registers	B-50
procedures	
settings	
CHANNELS	
banks	5-39, 5-40
number of	
CHARGING CURRENT COMPENSA	
CIRCUIT MONITORING APPLICAT	IONS 5-171
CLEANING	
CLEAR RECORDS	5-11, 7-1
CLEAR RELAY RECORDS	
Modbus registers	B-49
settings	5-11
CLOCK	
implementation	
setting date and time	
settings	5-22
synchronization	
synchronization tests	
COMMANDS MENU	7-1
COMMUNICATIONS	
10BASE-F	
channel	
connecting to the UR	
CRC-16 error checking	B-2
direct transfer trip	2-9
dnp	5-14, E-1
G.703	
half duplex	B-1
HTTP	
IEC 60870-5-104 protocol	
IEC 61850	
inter-relay communications	2-8 2-21
loopback test	
loopback test Modbus	
loopback test Modbus Modbus registers	
loopback test Modbus Modbus registers network	
loopback test Modbus Modbus registers	
loopback test Modbus Modbus registers network overview	
loopback test Modbus Modbus registers network overview path diagram	
loopback test Modbus Modbus registers network overview path diagram RS232	
loopback test Modbus Modbus registers network overview path diagram RS232 RS485	
loopback test Modbus Modbus registers network overview path diagram RS232 RS485 settings	2-9, 5-219
loopback test Modbus Modbus registers network overview path diagram RS232 RS485 settings specifications	
loopback test Modbus Modbus registers network overview path diagram RS232 RS485 settings specifications UCA/MMS	
loopback test Modbus Modbus registers network overview path diagram RS232 RS485 settings specifications UCA/MMS web server	
loopback test Modbus Modbus registers network overview path diagram RS232 RS485 settings specifications UCA/MMS web server COMTRADE	
loopback test Modbus registers network	
loopback test Modbus Modbus registers network overview path diagram RS232 RS485 settings specifications UCA/MMS web server COMTRADE CONDUCTED RFI CONTACT INFORMATION	
loopback test Modbus registers	
loopback test Modbus registers	
Ioopback test Modbus registers	$\begin{array}{c} 2-9, 5-219\\ \dots 5-13, 5-22, B-1, B-3\\ \dots 5-13\\ \dots 5-13\\ \dots 1-10, 2-8\\ \dots 2-9\\ \dots 3-18\\ \dots 3-18, 3-20, 5-12\\ 5-13, 5-14, 5-18, 5-21, 5-22\\ \dots 2-20, 2-21\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-200\\ \dots 5-20\\ \dots 5-201\\ \dots 5-201\\ \dots 5-201\\ \dots 5-201\\ \dots 5-201\\ \dots 5-218\\ \dots 5-21\\ \dots 5-$
Ioopback test	$\begin{array}{c} 2-9, 5-219\\ \dots 5-13, 5-22, B-1, B-3\\ \dots 5-13\\ \dots 5-13\\ \dots 1-10, 2-8\\ \dots 2-9\\ \dots 3-18\\ \dots 3-18, 3-20, 5-12\\ 5-13, 5-14, 5-18, 5-21, 5-22\\ \dots 2-20, 2-21\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-20\\ \dots $
Ioopback test	$\begin{array}{c} 2-9, 5-219\\ \dots 5-13, 5-22, B-1, B-3\\ \dots 5-13\\ \dots 1-10, 2-8\\ \dots 2-9\\ \dots 3-18\\ \dots 3-18, 3-20, 5-12\\ 5-13, 5-14, 5-18, 5-21, 5-22\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-200\\ \dots 5-201\\ \dots 5-66\\ \dots B-10, B-16, B-43, B-44\\ \dots 3-11\\ \dots 5-201\\ \dots 2-18\\ \dots 2-18\\ \dots 5-201\\ \dots 2-18\\ \dots 5-201\\ \dots 2-18\\ \dots 5-201\\ \dots 3-15\end{array}$
Ioopback test	$\begin{array}{c} 2-9, 5-219\\ \dots 5-13, 5-22, B-1, B-3\\ \dots 5-13\\ \dots 1-10, 2-8\\ \dots 2-9\\ \dots 3-18\\ \dots 3-18, 3-20, 5-12\\ 5-13, 5-14, 5-18, 5-21, 5-22\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-200\\ \dots 5-201\\ \dots 5-66\\ \dots B-10, B-16, B-43, B-44\\ \dots 3-11\\ \dots 5-201\\ \dots 2-18\\ \dots 2-18\\ \dots 5-201\\ \dots 2-18\\ \dots 5-201\\ \dots 2-18\\ \dots 5-201\\ \dots 3-15\end{array}$
Ioopback test	$\begin{array}{c} 2-9, 5-219\\ \dots 5-13, 5-22, B-1, B-3\\ \dots 5-13\\ \dots 5-13\\ \dots 1-10, 2-8\\ \dots 2-9\\ \dots 3-18\\ \dots 3-18, 3-20, 5-12\\ 5-13, 5-14, 5-18, 5-21, 5-22\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-200\\ \dots 5-201\\ \dots 5-66\\ \dots B-10, B-16, B-43, B-44\\ \dots 3-11\\ \dots 5-201\\ \dots 2-18\\ \dots 5-201\\ \dots 3-15\\ \dots 3-13\\ \dots 3-13\end{array}$
Ioopback test	$\begin{array}{c} 2-9, 5-219\\ \dots 5-13, 5-22, B-1, B-3\\ \dots 5-13\\ \dots 5-13\\ \dots 1-10, 2-8\\ \dots 2-9\\ \dots 3-18\\ \dots 3-18, 3-20, 5-12\\ 5-13, 5-14, 5-18, 5-21, 5-22\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-200\\ \dots 5-201\\ \dots$
Ioopback test	$\begin{array}{c} 2-9, 5-219\\ \dots 5-13, 5-22, B-1, B-3\\ \dots 5-13\\ \dots 5-13\\ \dots 1-10, 2-8\\ \dots 2-9\\ \dots 3-18\\ \dots 3-18, 3-20, 5-12\\ 5-13, 5-14, 5-18, 5-21, 5-22\\ \dots 5-209\\ \dots 5-20\\ \dots 5-209\\ \dots 5-20\\ \dots 5$
Ioopback test	$\begin{array}{c} 2-9, 5-219\\ \dots 5-13, 5-22, B-1, B-3\\ \dots 5-13\\ \dots 5-13\\ \dots 5-13\\ \dots 1-10, 2-8\\ \dots 2-9\\ \dots 3-18\\ \dots 3-18, 3-20, 5-12\\ 5-13, 5-14, 5-18, 5-21, 5-22\\ \dots 5-209\\ \dots 5-20\\ \dots 5-209\\ \dots 5-20\\ \dots 5$
Ioopback test	$\begin{array}{c} 2-9, 5-219\\ \dots 5-13, 5-22, B-1, B-3\\ \dots 5-13\\ \dots 5-13\\ \dots 5-13\\ \dots 1-10, 2-8\\ \dots 2-9\\ \dots 3-18\\ \dots 3-18, 3-20, 5-12\\ 5-13, 5-14, 5-18, 5-21, 5-22\\ \dots 5-209\\ \dots 5-20\\ \dots 5-209\\ \dots 5-20\\ \dots 5$
Ioopback test	$\begin{array}{c} 2-9, 5-219\\ \dots 5-13, 5-22, B-1, B-3\\ \dots 5-13\\ \dots 5-13\\ \dots 5-13\\ \dots 1-10, 2-8\\ \dots 2-9\\ \dots 3-18\\ \dots 3-18, 3-20, 5-12\\ 5-13, 5-14, 5-18, 5-21, 5-22\\ \dots 5-209\\ \dots 5-20\\ \dots 5-209\\ \dots 5-20\\ \dots 5-204\\ \dots 5-20\\$
Ioopback test	$\begin{array}{c} 2-9, 5-219\\ \dots 5-13, 5-22, B-1, B-3\\ \dots 5-13\\ \dots 5-13\\ \dots 5-13\\ \dots 1-10, 2-8\\ \dots 2-9\\ \dots 3-18\\ \dots 3-18, 3-20, 5-12\\ 5-13, 5-14, 5-18, 5-21, 5-22\\ \dots 5-209\\ \dots 5-20\\ \dots 5-209\\ \dots 5-20\\ \dots 5-204\\ \dots 5-20\\$
Ioopback test	$\begin{array}{c} 2-9, 5-219\\ \dots 5-13, 5-22, B-1, B-3\\ \dots B-18\\ \dots 5-13\\ \dots 1-10, 2-8\\ \dots 2-9\\ \dots 3-18\\ \dots 3-18, 3-20, 5-12\\ 5-13, 5-14, 5-18, 5-21, 5-22\\ \dots 2-20, 2-21\\ \dots 5-209\\ \dots 5-209\\ \dots 5-209\\ \dots 5-200\\ \dots 5-200\\ \dots 5-200\\ \dots 5-201\\ \dots 5-2$

logic	5-182
Modbus registers	B-28
settings	
CONTROL ELEMENTS	
CONTROL POWER	
description	3-8
specifications	
CONTROL PUSHBUTTONS	2-20
FlexLogic [™] operands	F 04
Modbus registers	
settings	
specifications	2-17
COUNTERS	
actual values	
settings	
CRC-16 ALGORITHM	
CRITICAL FAILURE RELAY	.2-19, 3-7
CSA APPROVAL	2-22
CT BANKS	
settings	5-39
CT FAILURE	
FlexLogic [™] operands	5-62
logic	
Modbus registers	
settings	
CT INPUTS3-9,	
CT REQUIREMENTS	
CT WIRING	
CURRENT BANK	
CURRENT DEMAND	5-27
CURRENT DIFFERENTIAL	
applications	
description	
FlexLogic™ operands	
logic	
metering	6-12
Modbus registers	B-15
settings	5-80
specifications	2-14
testing	10-3
lesting	
trip CURRENT METERING	5-158
trip CURRENT METERING	5-158
trip CURRENT METERING actual values	5-158 6-13
trip CURRENT METERING actual values Modbus registers	5-158 6-13 B-11
trip CURRENT METERING actual values Modbus registers specifications	5-158 6-13 B-11
trip CURRENT METERING actual values Modbus registers specifications CURVES	5-158 6-13 B-11 2-18
trip CURRENT METERING actual values Modbus registers specifications CURVES definite time	5-158 6-13 B-11 2-18 18, 5-148
trip CURRENT METERING actual values Modbus registers specifications CURVES definite time	5-158 6-13 B-11 2-18 18, 5-148 52, 5-118
trip CURRENT METERING actual values Modbus registers specifications CURVES definite time	5-158 8-13 8-11 2-18 18, 5-148 52, 5-118 5-118
trip CURRENT METERING actual values Modbus registers specifications CURVES definite time	5-158 6-13 B-11 2-18 18, 5-148 52, 5-118 5-118 5-117
trip CURRENT METERING actual values Modbus registers specifications CURVES definite time	5-158 6-13 B-11 2-18 18, 5-148 52, 5-118 5-118 5-117 5-116
trip CURRENT METERING actual values Modbus registers specifications CURVES definite time	5-158 6-13 8-11 2-18 18, 5-148 52, 5-118 5-118 5-117 5-116 5-115
trip CURRENT METERING actual values Modbus registers specifications CURVES definite time	5-158 6-13 2-18 18, 5-148 52, 5-118 5-118 5-117 5-116 5-115 5-148
trip CURRENT METERING actual values Modbus registers specifications CURVES definite time	5-158 6-13 2-18 18, 5-148 52, 5-118 5-118 5-117 5-116 5-115 5-148

D

DATA FORMATS, MODBUS	B-53
DATA LOGGER	
clearing	
Modbus	B-7
Modbus registers	B-10, B-20
settings	
specifications	2-17
via COMTRADE	B-6
DATE	

ii

DCMA INPUTS	
Modbus registers	B-17, B-33
settings	
specifications	2-18
DCMA OUTPUTS	0.47
description	
Modbus registers settings	
specifications	
DD	
see entry for DISTURBANCE DETECTOR	
DEFINITE TIME CURVE	5-118, 5-148
DEMAND	
Modbus registers	B-13, B-23
DEMAND METERING	
actual values	
settings	
specifications	
DEMAND RECORDS	
clearing DESIGN	
DEVICE ID	
DEVICE PROFILE DOCUMENT	
DIELECTRIC STRENGTH	
DIFFERENTIAL	, -
applications	
current	2-10, 2-14, 5-80
current metering	6-12
element characteristics	
line elements	
stub bus	
theory trip	
DIGITAL COUNTERS	
actual values	6-7
FlexLogic™ operands	
logic	5-175
Modbus registers	
settings	5-174
DIGITAL ELEMENTS	
application example	
FlexLogic™ operands	
logic Modbus registers	
settings	
DIGITAL INPUTS	
see entry for CONTACT INPUTS	
DIGITAL OUTPUTS	
see entry for CONTACT OUTPUTS	
DIMENSIONS	3-1
DIRECT INPUTS	
actual values	
description	
FlexLogic™ operands	
logic Modbus registers	
settings	
DIRECT MESSAGES	
DIRECT OUTPUTS	
description	5-210
logic	5-211
settings	5-210
DIRECT TRANSFER TRIP	2-9, 10-4
DIRECTIONAL OVERCURRENT	
see PHASE, GROUND, and NEUTRAL DIRE	ECTIONAL entries
DISPLAY DISTANCE	1-10, 4-8, 5-9
DIGTANGE	

application example	9-11
ground	
mho characteristic	
Modbus registers	
phase	
quad characteristic	
settings	
DISTURBANCE DETECTOR	
FlexLogic [™] operands	
internal	
logic	
Modbus registers	
settings	
theory	
DNA-1 BIT PAIR	
DNP COMMUNICATIONS	
binary counters	E-10
binary input points	
binary output points	
control relay output blocks	
device profile document	
frozen counters	
implementation table	
Modbus registers	
settings	
DTT	
DUPLEX. HALF	
DUFLEA, HALL	D-1

Е

ELECTROSTATIC DISCHARGE	2-22
ELEMENTS	5-3
ENERGY METERING	
actual values	6-15
Modbus registers	B-13
specifications	2-18
ENERGY METERING, CLEARING	
ENERVISTA UR SETUP	
creating a site list	4-1
event recorder	4-2
firmware upgrades	4-2
installation	
introduction	4-1
oscillography	4-2
overview	4-1
requirements	1-5
EQUATIONS	
definite time curve	5-118, 5-148
FlexCurve™	5-118
I ² t curves	5-118
IAC curves	5-117
IEC curves	5-116
IEEE curves	
ETHERNET	
actual values	6-8
configuration	1-7
Modbus registers	B-10
settings	5-13
EVENT CAUSE INDICATORS	4-5
EVENT RECORDER	
actual values	6-21
clearing	5-11, 7-1
description	2-10
Modbus	B-7
Modbus registers	B-16
specifications	2-17

INDEX

via enerVista software	4-2
EVENTS SETTING	5-4
EXCEPTION RESPONSES	3-5

F

F485	
FACEPLATE	3-1
FACEPLATE PANELS	4-4, 4-7
FAST FORM-C RELAY	
FAST TRANSIENT TESTING	
FAULT DETECTION	8-3
FAULT LOCATOR	
logic	
Modbus registers	
operation	
specifications	
FAULT REPORT	
actual values	
clearing	5-11, 7-1
Modbus	
Modbus registers	
settings	
FAULT REPORTS	
Modbus registers	B-38
FAULT TYPE	
FAX NUMBERS	
FEATURES	
Fiber	
FIBER-LASER TRANSMITTERS	
FIRMWARE REVISION	
FIRMWARE UPGRADES	
FLASH MESSAGES	
FLEX STATE PARAMETERS	
actual values	6-7
Modbus registers	
settings	
specifications	
FLEXANALOG PARAMETER LIST	
FLEXCURVES™	
equation	5-118
Modbus registers	
settings	
specifications	
table	
FLEXELEMENTS™	
actual values	6-17
direction	
FlexLogic™ operands	
hysteresis	
Modbus registers	
pickup	
scheme logic	
settings	
specifications	
FLEXLOGIC™	
editing with enerVista UR Setup	4-1
equation editor	
evaluation	
example	
example equation	
gate characteristics	
Modbus registers	
operands	
operators	
rules	

specifications2-16
timers5-73
worksheet5-70
FLEXLOGIC [™] EQUATION EDITOR5-73
FLEXLOGIC™ TIMERS
Modbus registersB-24
settings5-73
FORCE CONTACT INPUTS
FORCE CONTACT OUTPUTS
FORCE TRIGGER6-21
FORM-A RELAY
high impedance circuits3-11
outputs 3-10, 3-11, 3-15
specifications2-19
FORM-C RELAY
outputs
specifications2-19
FREQUENCY
detection
tracking
FREQUENCY METERING
actual values6-16
Modbus registersB-13
settings5-41
specifications2-18
FREQUENCY TRACKING5-41, 6-17
FREQUENCY, NOMINAL5-40
FUNCTION SETTING
FUNCTIONALITY
FUSE2-19
FUSE FAILURE
see VT FUSE FAILURE

G

G.703	
GE TYPE IAC CURVES	5-117
GROUND CURRENT METERING	6-13
GROUND DIRECTIONAL SUPERVISIO	N5-103
GROUND DISTANCE	
FlexLogic [™] operands	5-63
Modbus registers	B-35
op scheme	
scheme logic	
settings	
specifications	2-13
GROUND IOC	
FlexLogic™ operands	5-63
logic	5-133
Modbus registers	B-26
settings	
GROUND TIME OVERCURRENT	
see entry for GROUND TOC	
GROUND TOC	
FlexLogic™ operands	
logic	
Modbus registers	
settings	5-132
specifications	
GROUPED ELEMENTS	
GSSE	5-208, 5-209, 6-5

н

iv

HARDWARE REQUIREMENTS 8-1	1
HTTP PROTOCOL 5-2	20
HUMIDITY	21
HV LINE CONFIGURATION	1

I

I2T CURVES	
IEC 60870-5-104 PROTOCOL	
interoperability document	
Modbus registers	
points list	
settings	5-21
IEC 61850 PROTOCOL	
device ID	5-208
DNA2 assignments	5-209
Modbus registersB	-40, B-41
remote device settings	5-207
remote inputs	
settings	
UserSt-1 bit pair	
IEC CURVES	
IED	
IED SETUP	
IEEE C37.94 COMMUNICATIONS	
IEEE CURVES	
IMPORTANT CONCEPTS	
IN SERVICE INDICATOR	
	1-12, 7-3
INPUTS AC current2	40 5 00
AC voltage2	
contact inputs 2-18, 3-13, 5-20	
dcmA inputs2	
direct inputs	
IRIG-B2	
remote inputs 2-19, 5-20	
RTD inputs2	-18, 3-17
virtual	
INSPECTION CHECKLIST	1-1
INSTALLATION	
communications	
contact inputs/outputs3-11, 3	
CT inputs	3-9
RS485	
settings	5-38
VT inputs	
INSTANTANEOUS OVERCURRENT	
see PHASE, GROUND, and NEUTRAL IOC entries	
INSULATION RESISTANCE	2-22
INTELLIGENT ELECTRONIC DEVICE	
INTER-RELAY COMMUNICATIONS	
INTRODUCTION	
INVERSE TIME UNDERVOLTAGE	
IOC	
see PHASE, GROUND, and NEUTRAL IOC entries	
IP ADDRESS	5-13
IRIG-B	
connection	
	3-21
settings	
settings	5-22
settings	5-22 -19, 2-20

Κ

KEYPAD	1-11	, 4-8
KETFAD	1-11	, 4-0

L

L90 POWER SYSTEM	
Modbus registers	B-22
L90 TRIP	
Modbus registers	B-27
LAMPTEST	
LANGUAGE	
LASER MODULE	
LATCHING OUTPUTS	
application example	5-205, 5-206
settings	5-204
specifications	
LED INDICATORS	4-5, 4-6, 4-7, 5-31
LED TEST	
FlexLogic™ operand	
settings	
specifications	2-17
LINE	
pickup	
LINE DIFFERENTIAL ELEMENTS	5-79
LINE PICKUP	
FlexLogic™ operands	
logic	
Modbus registers	B-31
settings	5-84
specifications	
LINK POWER BUDGET	2-21
LOAD ENCROACHMENT	
FlexLogic™ operands	
Modbus registers	
settings	
specifications	
LOCAL LOOPBACK	5-219
LOGIC GATES	
LOOP FILTER BLOCK DIAGRAM	8-9
LOOPBACK	
LOST PASSWORD	5-8
LV FAULT	

Μ

MAINTENANCE COMMANDS MANUFACTURING DATE MATCHING PHASELETS MEMORY MAP DATA FORMATS MEMORY VOLTAGE LOGIC MENU HEIRARCHY MENU NAVIGATION METERING conventions current demand description	
frequency power	2-18
voltage	2-18
METERING CONVENTIONS MHO DISTANCE CHARACTERISTIC MODBUS	

data logger	B-6, B-7
event recorder	B-7
exception responses	B-5
execute operation	B-4
fault report	B-7
flex state parameters	
function code 03/04h	B-3
function code 05h	B-4
function code 06h	
function code 10h	B-5
introduction	B-1
memory map data formats	B-53
obtaining files	B-6
oscillography	B-6
passwords	B-7
read/write settings/actual values	B-3
settings	5-13, 5-22
store multiple settings	B-5
store single setting	B-4
supported function codes	B-3
user map	.5-22, B-10, B-23
MODEL INFORMATION	
MODIFICATION FILE NUMBER	
MODULES	
communications	
contact inputs/outputs	
СТ	3-9
CT/VT	
direct inputs/outputs	
insertion	3-4
order codes	2-7
ordering	2-7
power supply	
transducer I/O	
VT	
withdrawal	
MONITORING ELEMENTS	
MOTOR	
settings	5-114, 5-124
MOUNTING	

Ν

NAMEPLATE	• •
NEGATIVE SEQUENCE DIRECTIONAL OC	
Modbus registersB-	32
NEGATIVE SEQUENCE DIRECTIONAL OVERCURRENT	
characteristics5-1	
FlexLogic™ operands5-	63
logic	38
settings5-136, 5-1	38
specifications2-	15
NEGATIVE SEQUENCE IOC	
FlexLogic™ operands5-	63
logic	35
Modbus registersB-	28
settings5-1	35
specifications2-	14
NEGATIVE SEQUENCE TOC	
FlexLogic™ operands5-	63
logic 5-1	34
Modbus registersB-	
settings5-1	34
specifications2-	14
NEUTRAL DIRECTIONAL OC	
Modbus registersB-	32

NEUTRAL DIRECTIONAL OVERCURRENT	
FlexLogic™ operands	
logic polarization	
settings	
specifications	
NEUTRAL INSTANTANEOUS OVERCURRENT	2-13
see entry for NEUTRAL IOC	
NEUTRAL IOC	
FlexLogic [™] operands	5-63
Modbus registers	
settings	
specifications	
NEUTRAL OVERVOLTAGE	
FlexLogic™ operands	5-63
logic	5-151
Modbus registers	
settings	5-151
specifications	2-15
NEUTRAL TIME OVERCURRENT	
see entry for NEUTRAL TOC	
NEUTRAL TOC	
FlexLogic™ operands	
logic	
Modbus registers	
settings	
specifications	2-14
NON-VOLATILE LATCHES	
FlexLogic™ operands	
Modbus registers	
settings	
specifications	2-17

0

ONE SHOTS	5-68
OPEN POLE DETECTOR	
FlexLogic™ operands	5-64
logic	5-157
Modbus registers	B-28
settings	5-156
specifications	2-16
OPERATING CONDITION CALCULATIONS.	
OPERATING TEMPERATURE	2-21
OPERATING TIMES	2-13
ORDER CODES	
ORDER CODES, UPDATING	
ORDERING	2-4, 2-5, 2-6, 2-7
OSCILLATORY TRANSIENT TESTING	2-22
OSCILLOGRAPHY	
actual values	6-21
clearing	5-11, 7-1
description	2-10
Modbus	B-6
Modbus registers	B-16, B-20
settings	5-24
specifications	
via COMTRADE	B-6
via enerVista software	
OST	
OUT-OF-STEP TRIPPING	
OUTPUTS	
contact outputs	3-11, 3-13, 5-204
control power	2-20
critical failure relay	2-19

direct outputs	
Fast Form-C relay	
Form-A relay	2-19, 3-10, 3-11, 3-15
Form-C relay	
IRIG-B	
latching outputs	
remote outputs	
virtual outputs	
OVERCURRENT CURVE TYPES	
OVERCURRENT CURVES	
definite time	
FlexCurves™	
I2T	
IAC	
IEC	
IEEE	
OVERVIEW	
OVERVOLTAGE	
auxiliary	2-15 5-153
-	
neutral	,
phase	2-15, 5-150

Ρ

PANEL CUTOUT	
PARITY	
PASSWORD SECURITY	5-8
PASSWORDS	
changing	4-13
lost password	4-13, 5-8
Modbus	B-7
Modbus registers	B-14, B-18
overview	
security	
settings	
PC SOFTWARE	
see entry for ENERVISTA UR SETUP	
PERMISSIVE FUNCTIONS	5-1/8
PERMISSIVE OVERREACH TRANSFER TRIF	
see entry for POTT	
PER-UNIT QUANTITY	E /
PFLL STATUS	
PHASE ANGLE METERING	
PHASE CURRENT METERING	
PHASE DETECTION	
PHASE DIRECTIONAL OC	
Modbus registers	B-32
PHASE DIRECTIONAL OVERCURRENT	
FlexLogic [™] operands	
logic	
phase A polarization	
settings	5-122, 5-123
specifications	
PHASE DISTANCE	
FlexLogic™ operands	5-64
logic	
Modbus registers	
op scheme	5-94
settings	
specifications	
PHASE INSTANTANEOUS OVERCURRENT	
see entry for PHASE IOC	
PHASE IOC	
FlexLogic [™] operands	5-61
logic	
iogic	

Modbus registers	B-25
specifications	2-14
PHASE LOCKING	8-4, 8-9
PHASE OVERVOLTAGE	
FlexLogic™ operands	
logic	
Modbus registers	
settings	
specifications	2-15
PHASE ROTATION	5-41
PHASE TIME OVERCURRENT	
see entry for PHASE TOC	
PHASE TOC	
FlexLogic™ operands	5-64
logic	
Modbus registers	
settings	5-119
specifications	2-14
PHASE UNDERVOLTAGE	
FlexLogic™ operands	5-65
logic	5-149
Modbus registers	B-30
settings	5-149
specifications	2-15
PHASELETS	8-1, 8-2
PHASORS	8-1, 8-2
PHONE NUMBERS	1-1
PILOT CHANNEL RELAYING	2-8
PILOT SCHEMES	
POTT	
specifications	
POTT	
application of settings	9-13
FlexLogic [™] operands	
logic	
Modbus registers	
settings	. 5-186, 5-187
POWER METERING	
Modbus registers	B-12
specifications	2-18
values	6-14
POWER SUPPLY	
description	3-7
low range	2-19
specifications	2-19
POWER SWING BLOCKING	2-16, 5-105
POWER SWING DETECT	
FlexLogic [™] operands	5-65
logic	. 5-110, 5-111
Modbus registers	B-29
settings	. 5-104, 5-108
specifications	2-16
POWER SYSTEM	
Modbus registers	B-22
settings for L90	5-44
PREFERENCES	
Modbus registers	
PRODUCT INFORMATION	6-23, B-8
PRODUCT SETUP	5-8
PRODUCTION TESTS	2-22
PROTECTION ELEMENTS	5-3
PROTECTION FEATURES	2-2
PU QUANTITY	5-4
PUSHBUTTONS, USER-PROGRAMMABLE	
see USER-PROGRAMMBLE PUSHBUTTONS	

Q

QUAD DISTANCE CHARACTERISTIC 5-89, 5-90, 5-91, 5-98

R

REACTIVE POWER	
REAL POWER	
REAL TIME CLOCK	
Modbus registers	B-20
settings	
REAR TERMINAL ASSIGNMENTS	
RECLOSER CURVES	5-55, 5-118
RECLOSING	
description	
logic	
sequence	
settings	
REDUNDANT 10BASE-F	
RELAY ACTIVATION	
RELAY ARCHITECTURE	
RELAY MAINTENANCE	
RELAY NAME	
RELAY NOT PROGRAMMED	
RELAY SYNCHRONIZATION	
REMOTE DEVICES	0-13
actual values	6-5
device ID	
FlexLogic™ operands	
Modbus registers	
settings	
statistics	
REMOTE INPUTS	0-5
actual values	6-3
FlexLogic [™] operands	5-66
Modbus registers	
settings	
specifications	
REMOTE LOOPBACK	
REMOTE OUTPUTS	
DNA-1 bit pair	5-209
Modbus registers	
UserSt-1 bit pair	5-209
REPLACEMENT MODULES	
REQUIREMENTS, HARDWARE	
RESETTING	
RESTRAINT CHARACTERISTICS	
REVISION HISTORY	
RFI SUSCEPTIBILITY	2-22
RFI, CONDUCTED	
RMS CURRENT	
RMS VOLTAGE	
ROLLING DEMAND	
RS232	
configuration	1-8
specifications	
wiring	
RS422	
configuration	3-27
timing	
two-channel application	
with fiber interface	
RS485	
communications	
description	

specifications	2-20
RTD INPUTS	
actual values	6-18
Modbus registers	B-17, B-33
settings	
specifications	

S

SALES OFFICE	1-1
SCAN OPERATION	1-4
SELECTOR SWITCH	
actual values	6-7
application example	5-166
FlexLogic [™] operands	
logic	
Modbus registers	
settings	
specifications	
timing5	
SELF-TESTS	,
description	2-11.7-3
error messages	
FlexLogic [™] operands	
Modbus registers	
SERIAL NUMBER	
SERIAL PORTS	
Modbus registers	B-18
settings	
SETTING GROUPS 5-65, 5-79, 5	
SETTINGS, CHANGING	
SIGNAL SOURCES	
metering	6-13
settings	
SIGNAL TYPES	
SINGLE LINE DIAGRAM	
SINGLE-LINE DIAGRAM	
SITE LIST, CREATING	
SNTP PROTOCOL	
Modbus registers	B-20
settings	
SOFTWARE	
installation	1-5
see entry for ENERVISTA UR SETUP	
SOFTWARE ARCHITECTURE	1-4
SOFTWARE MODULES	
SOFTWARE, PC	
see entry for enerVista UR Setup	
SOURCE FREQUENCY	6-16
SOURCE TRANSFER SCHEMES	
SOURCES	
metering	6-13
Modbus registers	
settings	
ST TYPE CONNECTORS	
STANDARD ABBREVIATIONS	
START-UP	
STATUS INDICATORS	
STUB BUS	
FlexLogic™ operands	5-65
logic	5-83
Modbus registers	
settings	
SUPERVISING ELEMENTS	
SURGE IMMUNITY	
SYMMETRICAL COMPONENTS METERING	
or miller throne comin one futto merenning	

SYNCHROCHECK

actual values	6-16
FlexLogic™ operands	5-65
logic	5-170
Modbus registers	B-15, B-22
settings	5-167, 5-168
specifications	2-16
SYNCHRONIZATION RELAY	8-15
SYSTEM FREQUENCY	5-40
SYSTEM SETUP	5-39

т

TARGET MESSAGES7-	-3
TARGET SETTING	-4
TARGETS MENU	-3
TCP PORT NUMBER	20
TEMPERATURE, OPERATING 2-2	21
TERMINALS	4
TESTING	
channel tests 5-21	9
clock synchronization 10-	-2
final tests 10-	-4
force contact inputs 5-21	7
force contact outputs 5-21	8
lamp test7-	-2
local-remote relay tests 10-	-4
self-test error messages7-	-3
THEORY OF OPERATION	
THERMAL DEMAND CHARACTERISTIC 5-2	28
TIME	-2
TIME OVERCURRENT	
see PHASE, NEUTRAL, and GROUND TOC entries	
see PHASE, NEUTRAL, and GROUND TOC entries TIMERS	73
TIMERS	
TIMERS	
TIMERS	32
TIMERS	32 25
TIMERS 5-7 TOC ground 5-13 neutral 5-12	32 25
TIMERS 5-7 TOC ground 5-13 neutral 5-12 phase 5-11	32 25 9
TIMERS 5-7 TOC ground 5-13 neutral 5-12 phase 5-11 specifications 2-1	32 25 9
TIMERS	82 25 9 4 86
TIMERS 5-7 TOC ground 5-13 neutral 5-12 phase 5-11 specifications 2-1 TRACKING FREQUENCY 6-17, B-3 TRANSDUCER I/O 0	82 25 9 4 86
TIMERS 5-7 TOC ground 5-13 neutral 5-12 phase 5-11 specifications 2-1 TRACKING FREQUENCY 6-17, B-3 TRANSDUCER I/O actual values actual values 6-1 settings 5-212, 5-21 specifications 2-1	32 25 9 4 8 6 8 3 8
TIMERS 5-7 TOC ground 5-13 neutral 5-12 phase 5-11 specifications 2-1 TRACKING FREQUENCY 6-17, B-3 TRANSDUCER I/O 6-1 actual values 6-1 specifications 2-2 wiring 3-1	32 25 9 4 8 6 8 3 8 7
TIMERS 5-7 TOC ground 5-13 neutral 5-12 phase 5-11 specifications 2-1 TRACKING FREQUENCY 6-17, B-3 TRANSDUCER I/O 6-1 actual values 6-1 settings 5-212, 5-21 specifications 2-1	32 25 9 4 8 6 8 3 8 7
TIMERS 5-7 TOC ground 5-13 neutral 5-12 phase 5-11 specifications 2-1 TRACKING FREQUENCY 6-17, B-3 TRANSDUCER I/O 6-13 actual values 6-13 specifications 2-1 specifications 2-1 TRANSDUCER I/O 6-17, B-3 TRANSDUCER I/O 6-13 actual values 6-14 settings 5-212,	32 25 9 4 86 8 3 8 7 8
TIMERS 5-7 TOC ground 5-13 neutral 5-12 phase 5-11 specifications 2-1 TRACKING FREQUENCY 6-17, B-3 TRANSDUCER I/O 6-17, B-3 actual values 6-1 specifications 2-1 specifications 2-1 TRANSDUCER I/O 6-17, B-3 TRADUBLE INDICATOR 6-17, B-3 TRIP LEDS 5-212, 5-21 TROUBLE INDICATOR 1-12, 7-1	32 25 19 14 36 18 13 18 17 18 31 -3
TIMERS 5-7 TOC ground 5-13 neutral 5-12 phase 5-11 specifications 2-1 TRACKING FREQUENCY 6-17, B-3 TRANSDUCER I/O 6-13 actual values 6-13 specifications 2-1 specifications 2-1 TRANSDUCER I/O 6-17, B-3 TRANSDUCER I/O 6-13 actual values 6-14 settings 5-212,	32 25 9 4 6 8 3 8 3 8 7 8 1 -3 22

U

UL APPROVAL	2-22
UNAUTHORIZED ACCESS	
commands	
resetting	7-2
UNDERVOLTAGE	
auxiliary	2-15
phase	2-15, 5-149
UNDERVOLTAGE CHARACTERISTICS	5-148
UNIT NOT PROGRAMMED	5-38
UNPACKING THE RELAY	1-1
UPDATING ORDER CODE	7-2
URPC	

see entry for ENERVISTA UR SETUP

USER-DEFINABLE DISPLAYS	
example	5-37
invoking and scrolling	5-36
Modbus registers	B-18, B-23
settings	
specifications	2-17
USER-PROGRAMMABLE LEDs	
custom labeling	4-7
defaults	4-6
description	4-6
Modbus registers	
settings	5-31
specifications	2-17
USER-PROGRAMMABLE PUSHBUTTONS	
FlexLogic™ operands	
Modbus registers	
settings	
specifications	2-17
USER-PROGRAMMABLE SELF TESTS	
Modbus registers	B-21
settings	
USERST-1 BIT PAIR	

V

VAR-HOURS	
VIBRATION TESTING	2-22
VIRTUAL INPUTS	
actual values	
commands	
FlexLogic™ operands	5-66
logic	5-203
Modbus registers	B-8, B-45
settings	5-203
VIRTUAL OUTPUTS	
actual values	
FlexLogic™ operands	5-66
Modbus registers	B-46
settings	
VOLTAGE BANKS	5-40
VOLTAGE DEVIATIONS	2-22
VOLTAGE ELEMENTS	
VOLTAGE METERING	
Modbus registers	B-11
specifications	2-18
values	
VOLTAGE RESTRAINT CHARACTERISTIC	
VT FUSE FAILURE	
logic	
Modbus registers	
settings	
VT INPUTS	
VT WIRING	
VTFF	
FlexLogic [™] operands	5-65
see VT FUSE FAILURE	

W

WARRANTY	F-6
WATT-HOURS	
WEB SERVER PROTOCOL	5-20
WEBSITE	1-1
WIRING DIAGRAM	3-6

INDEX

IN	

ZERO-SEQUENCE CURRENT REMOVAL5-46

Ζ