GE Industrial Systems

L90 Line Differential Relay

UR Series Instruction Manual

L90 Revision: **3.4x**

Manual P/N: 1601-0081-**F3** (GEK-106445B)

GE Multilin

215 Anderson Avenue, Markham, Ontario

Canada L6E 1B3

Tel: (905) 294-6222 Fax: (905) 201-2098

Internet: http://www.GEindustrial.com/multilin

E83849

c UL us

LISTED

IND.CONT. EQ.

52TL

DISTRIBUTED NETWORK PROTOCOL level 2 dnp PASSED Level Two Conformance Tested

REGISTERED ISO9001:2000 GE MULTILIN

GE Multilin's Quality Management System is registered to ISO9001:2000

QMI # 005094

UL # A3775

CE

ADDENDUM

This Addendum contains information that relates to the L90 Line Differential Relay relay, version 3.4x. This addendum lists a number of information items that appear in the instruction manual GEK-106445B (revision **F3**) but are not included in the current L90 operations.

The following functions/items are not yet available with the current version of the L90 relay:

- Signal Sources SRC 3 to SRC 6

NOTE **The UCA2 specifications are not yet finalized. There will be changes to the object models described in Appendix C: UCA/MMS Protocol.**

GE Multilin

215 Anderson Avenue, Markham, Ontario

Canada L6E 1B3

Tel: (905) 294-6222 Fax: (905) 201-2098

Internet: http://www.GEindustrial.com/multilin

TABLE OF CONTENTS

1. GETTING STARTED

1.1 IMPORTANT PROCEDURES
1.1.1 CAUTIONS AND WARNINGS 1-1
1.1.2 INSPECTION CHECKLIST 1-1

1.2 UR OVERVIEW
1.2.1 INTRODUCTION TO THE UR 1-2
1.2.2 HARDWARE ARCHITECTURE 1-3
1.2.3 SOFTWARE ARCHITECTURE 1-4
1.2.4 IMPORTANT CONCEPTS 1-4

1.3 ENERVISTA UR SETUP SOFTWARE
1.3.1 PC REQUIREMENTS 1-5
1.3.2 INSTALLATION 1-5
1.3.3 CONNECTING ENERVISTA UR SETUP WITH THE L90 1-7

1.4 UR HARDWARE
1.4.1 MOUNTING AND WIRING 1-9
1.4.2 COMMUNICATIONS 1-9
1.4.3 FACEPLATE DISPLAY 1-9

1.5 USING THE RELAY
1.5.1 FACEPLATE KEYPAD 1-10
1.5.2 MENU NAVIGATION 1-10
1.5.3 MENU HIERARCHY 1-10
1.5.4 RELAY ACTIVATION 1-11
1.5.5 RELAY PASSWORDS 1-11
1.5.6 FLEXLOGIC™ CUSTOMIZATION 1-11
1.5.7 COMMISSIONING 1-11

2. PRODUCT DESCRIPTION

2.1 INTRODUCTION
2.1.1 OVERVIEW 2-1
2.1.2 FEATURES 2-3
2.1.3 ORDERING 2-5

2.2 PILOT CHANNEL RELAYING
2.2.1 INTER-RELAY COMMUNICATIONS 2-7
2.2.2 CHANNEL MONITOR 2-8
2.2.3 LOOPBACK TEST 2-8
2.2.4 DIRECT TRANSFER TRIPPING 2-8

2.3 FUNCTIONALITY
2.3.1 PROTECTION AND CONTROL FUNCTIONS 2-9
2.3.2 METERING AND MONITORING FUNCTIONS 2-9
2.3.3 OTHER FUNCTIONS 2-10

2.4 SPECIFICATIONS
2.4.1 PROTECTION ELEMENTS 2-12
2.4.2 USER-PROGRAMMABLE ELEMENTS 2-15
2.4.3 MONITORING 2-16
2.4.4 METERING 2-16
2.4.5 INPUTS 2-17
2.4.6 POWER SUPPLY 2-17
2.4.7 OUTPUTS 2-18
2.4.8 COMMUNICATIONS 2-18
2.4.9 INTER-RELAY COMMUNICATIONS 2-19
2.4.10 ENVIRONMENTAL 2-19
2.4.11 TYPE TESTS 2-20
2.4.12 PRODUCTION TESTS 2-20
2.4.13 APPROVALS 2-20
2.4.14 MAINTENANCE 2-20

3. HARDWARE

3.1 DESCRIPTION
3.1.1 PANEL CUTOUT 3-1
3.1.2 MODULE WITHDRAWAL AND INSERTION 3-4

3.1.3 REAR TERMINAL LAYOUT 3-5

3.2 WIRING

3.2.1 TYPICAL WIRING 3-6
3.2.2 DIELECTRIC STRENGTH 3-7
3.2.3 CONTROL POWER 3-8
3.2.4 CT/VT MODULES 3-8
3.2.5 CONTACT INPUTS/OUTPUTS 3-10
3.2.6 TRANSDUCER INPUTS/OUTPUTS 3-16
3.2.7 RS232 FACEPLATE PORT 3-17
3.2.8 CPU COMMUNICATION PORTS 3-17
3.2.9 IRIG-B 3-19

3.3 L90 CHANNEL COMMUNICATION

3.3.1 DESCRIPTION 3-20
3.3.2 FIBER: LED AND ELED TRANSMITTERS 3-21
3.3.3 FIBER-LASER TRANSMITTERS 3-21
3.3.4 G.703 INTERFACE 3-22
3.3.5 RS422 INTERFACE 3-25
3.3.6 RS422 AND FIBER INTERFACE 3-28
3.3.7 G.703 AND FIBER INTERFACE 3-28
3.3.8 IEEE C37.94 INTERFACE 3-29

4. HUMAN INTERFACES

4.1 ENERVISTA UR SETUP SOFTWARE INTERFACE

4.1.1 INTRODUCTION 4-1
4.1.2 CREATING A SITE LIST 4-1
4.1.3 ENERVISTA UR SETUP OVERVIEW 4-1
4.1.4 ENERVISTA UR SETUP MAIN WINDOW 4-3

4.2 FACEPLATE INTERFACE

4.2.1 FACEPLATE 4-4
4.2.2 LED INDICATORS 4-5
4.2.3 DISPLAY 4-8
4.2.4 KEYPAD 4-8
4.2.5 BREAKER CONTROL 4-8
4.2.6 MENUS 4-9
4.2.7 CHANGING SETTINGS 4-11

5. LINSETTINGS

5.1 OVERVIEW

5.1.1 SETTINGS MAIN MENU 5-1
5.1.2 INTRODUCTION TO ELEMENTS 5-3
5.1.3 INTRODUCTION TO AC SOURCES 5-5

5.2 PRODUCT SETUP

5.2.1 PASSWORD SECURITY 5-7
5.2.2 DISPLAY PROPERTIES 5-8
5.2.3 CLEAR RELAY RECORDS 5-10
5.2.4 COMMUNICATIONS 5-11
5.2.5 MODBUS USER MAP 5-17
5.2.6 REAL TIME CLOCK 5-18
5.2.7 FAULT REPORT 5-18
5.2.8 OSCILLOGRAPHY 5-19
5.2.9 DATA LOGGER 5-21
5.2.10 DEMAND 5-21
5.2.11 USER-PROGRAMMABLE LEDS 5-23
5.2.12 USER-PROGRAMMABLE SELF-TESTS 5-26
5.2.13 CONTROL PUSHBUTTONS 5-26
5.2.14 USER-PROGRAMMABLE PUSHBUTTONS 5-27
5.2.15 FLEX STATE PARAMETERS 5-29
5.2.16 USER-DEFINABLE DISPLAYS 5-29
5.2.17 INSTALLATION 5-31

5.3 SYSTEM SETUP

5.3.1 AC INPUTS 5-32

5.3.2 ON A 14.4 KV SYSTEM WITH A DELTA CONNECTION AND A VT PRIMARY TO SECONDARY TURNS RATIO OF 14400:120, THE VOLTAGE VALUE ENTERED WOULD BE 120, I.E. 14400 / 120.POWER SYSTEM5-33
5.3.3 SIGNAL SOURCES 5-34
5.3.4 L90 POWER SYSTEM 5-36
5.3.5 LINE 5-40
5.3.6 BREAKERS 5-41
5.3.7 FLEXCURVES™ 5-44

5.4 FLEXLOGIC™

5.4.1 INTRODUCTION TO FLEXLOGIC™ 5-51
5.4.2 FLEXLOGIC™ RULES 5-59
5.4.3 FLEXLOGIC™ EVALUATION 5-59
5.4.4 FLEXLOGIC™ EXAMPLE 5-60
5.4.5 FLEXLOGIC™ EQUATION EDITOR 5-64
5.4.6 FLEXLOGIC™ TIMERS 5-64
5.4.7 FLEXELEMENTS™ 5-65
5.4.8 NON-VOLATILE LATCHES 5-69

5.5 GROUPED ELEMENTS

5.5.1 OVERVIEW 5-70
5.5.2 SETTING GROUP 5-70
5.5.3 LINE DIFFERENTIAL ELEMENTS 5-70
5.5.4 LINE PICKUP 5-74
5.5.5 DISTANCE 5-76
5.5.6 POWER SWING DETECT 5-87
5.5.7 LOAD ENCROACHMENT 5-95
5.5.8 PHASE CURRENT 5-97
5.5.9 NEUTRAL CURRENT 5-107
5.5.10 GROUND CURRENT 5-114
5.5.11 NEGATIVE SEQUENCE CURRENT 5-116
5.5.12 BREAKER FAILURE 5-121
5.5.13 VOLTAGE ELEMENTS 5-130
5.5.14 SUPERVISING ELEMENTS 5-136

5.6 CONTROL ELEMENTS

5.6.1 OVERVIEW 5-142
5.6.2 SETTING GROUPS 5-142
5.6.3 SELECTOR SWITCH 5-143
5.6.4 SYNCHROCHECK 5-149
5.6.5 DIGITAL ELEMENTS 5-153
5.6.6 DIGITAL COUNTERS 5-156
5.6.7 MONITORING ELEMENTS 5-158
5.6.8 PILOT SCHEMES 5-164
5.6.9 AUTORECLOSE 5-167

5.7 INPUTS/OUTPUTS

5.7.1 CONTACT INPUTS 5-178
5.7.2 VIRTUAL INPUTS 5-180
5.7.3 CONTACT OUTPUTS 5-181
5.7.4 VIRTUAL OUTPUTS 5-183
5.7.5 REMOTE DEVICES 5-184
5.7.6 REMOTE INPUTS 5-185
5.7.7 REMOTE OUTPUTS 5-186
5.7.8 DIRECT INPUTS/OUTPUTS 5-187
5.7.9 RESETTING 5-189

5.8 TRANSDUCER I/O

5.8.1 DCMA INPUTS 5-190
5.8.2 RTD INPUTS 5-191

5.9 TESTING

5.9.1 TEST MODE 5-192
5.9.2 FORCE CONTACT INPUTS 5-192
5.9.3 FORCE CONTACT OUTPUTS 5-193
5.9.4 CHANNEL TESTS 5-194

6. ACTUAL VALUES

6.1 OVERVIEW
6.1.1 ACTUAL VALUES MAIN MENU 6-1

6.2 STATUS
6.2.1 CONTACT INPUTS 6-3
6.2.2 VIRTUAL INPUTS 6-3
6.2.3 REMOTE INPUTS 6-3
6.2.4 DIRECT INPUTS 6-4
6.2.5 CONTACT OUTPUTS 6-4
6.2.6 VIRTUAL OUTPUTS 6-4
6.2.7 AUTORECLOSE 6-5
6.2.8 REMOTE DEVICES 6-5
6.2.9 CHANNEL TESTS 6-6
6.2.10 DIGITAL COUNTERS 6-7
6.2.11 SELECTOR SWITCHES 6-7
6.2.12 FLEX STATES 6-7
6.2.13 ETHERNET 6-8

6.3 METERING
6.3.1 METERING CONVENTIONS 6-9
6.3.2 87L DIFFERENTIAL CURRENT 6-12
6.3.3 SOURCES 6-13
6.3.4 SYNCHROCHECK 6-16
6.3.5 TRACKING FREQUENCY 6-17
6.3.6 FLEXELEMENTS™ 6-17
6.3.7 TRANSDUCER I/O 6-18

6.4 RECORDS
6.4.1 FAULT REPORTS 6-19
6.4.2 EVENT RECORDS 6-21
6.4.3 OSCILLOGRAPHY 6-21
6.4.4 DATA LOGGER 6-21
6.4.5 BREAKER MAINTENANCE 6-22

6.5 PRODUCT INFORMATION
6.5.1 MODEL INFORMATION 6-23
6.5.2 FIRMWARE REVISIONS 6-23

7. COMMANDS AND TARGETS

7.1 COMMANDS
7.1.1 COMMANDS MENU 7-1
7.1.2 VIRTUAL INPUTS 7-1
7.1.3 CLEAR RECORDS 7-1
7.1.4 SET DATE AND TIME 7-2
7.1.5 RELAY MAINTENANCE 7-2

7.2 TARGETS
7.2.1 TARGETS MENU 7-3
7.2.2 TARGET MESSAGES 7-3
7.2.3 RELAY SELF-TESTS 7-3

8. THEORY OF OPERATION

8.1 OVERVIEW
8.1.1 L90 DESIGN 8-1
8.1.2 L90 ARCHITECTURE 8-1
8.1.3 REMOVAL OF DECAYING OFFSET 8-2
8.1.4 PHASELET COMPUTATION 8-2
8.1.5 ADAPTIVE STRATEGY 8-3
8.1.6 DISTURBANCE DETECTION 8-3
8.1.7 FAULT DETECTION 8-3
8.1.8 CLOCK SYNCHRONIZATION 8-5
8.1.9 FREQUENCY TRACKING AND PHASE LOCKING 8-5
8.1.10 FREQUENCY DETECTION 8-6
8.1.11 PHASE DETECTION 8-7
8.1.12 PHASE LOCKING FILTER 8-10

8.1.13 CLOCK IMPLEMENTATION 8-11
8.1.14 MATCHING PHASELETS 8-11
8.1.15 START-UP 8-11
8.1.16 HARDWARE AND COMMUNICATION REQUIREMENTS 8-12
8.1.17 ON-LINE ESTIMATE OF MEASUREMENT ERRORS 8-12
8.1.18 CT SATURATION DETECTION 8-13
8.1.19 CHARGING CURRENT COMPENSATION 8-13
8.1.20 DIFFERENTIAL ELEMENT CHARACTERISTICS 8-14
8.1.21 RELAY SYNCHRONIZATION 8-15

8.2 OPERATING CONDITION CALCULATIONS
8.2.1 DEFINITIONS 8-16
8.2.2 TWO-TERMINAL MODE 8-16
8.2.3 THREE-TERMINAL MODE 8-17
8.2.4 TRIP DECISION EXAMPLE 8-20
8.2.5 TRIP DECISION TEST 8-20

9. APPLICATION OF SETTINGS

9.1 CT REQUIREMENTS
9.1.1 INTRODUCTION 9-1
9.1.2 CALCULATION EXAMPLE 1 9-2
9.1.3 CALCULATION EXAMPLE 2 9-2

9.2 CURRENT DIFFERENTIAL (87L) SETTINGS
9.2.1 INTRODUCTION 9-3
9.2.2 CURRENT DIFF PICKUP 9-3
9.2.3 CURRENT DIFF RESTRAINT 1 9-3
9.2.4 CURRENT DIFF RESTRAINT 2 9-3
9.2.5 CURRENT DIFF BREAK POINT 9-3
9.2.6 CT TAP 9-4

9.3 CHANNEL ASYMMETRY COMPENSATION USING GPS
9.3.1 DESCRIPTION 9-5
9.3.2 COMPENSATION METHOD 1 9-5
9.3.3 COMPENSATION METHOD 2 9-6
9.3.4 COMPENSATION METHOD 3 9-6

9.4 DISTANCE BACKUP/SUPERVISION
9.4.1 DESCRIPTION 9-8
9.4.2 PHASE DISTANCE 9-9
9.4.3 GROUND DISTANCE 9-9

9.5 POTT SIGNALING SCHEME
9.5.1 DESCRIPTION 9-10

9.6 SERIES COMPENSATED LINES
9.6.1 DISTANCE SETTINGS ON SERIES COMPENSATED LINES 9-11
9.6.2 GROUND DIRECTIONAL OVERCURRENT 9-12

9.7 LINES WITH TAPPED TRANSFORMERS
9.7.1 DESCRIPTION 9-13
9.7.2 TRANSFORMER LOAD CURRENTS 9-13
9.7.3 LV-SIDE FAULTS 9-14
9.7.4 EXTERNAL GROUND FAULTS 9-14

10. COMMISSIONING

10.1 TESTING
10.1.1 CHANNEL TESTING 10-1
10.1.2 CLOCK SYNCHRONIZATION TESTS 10-2
10.1.3 CURRENT DIFFERENTIAL 10-3
10.1.4 LOCAL-REMOTE RELAY TESTS 10-4

A. FLEXANALOG PARAMETERS

A.1 PARAMETER LIST

B. MODBUS COMMUNICATIONS

B.1 MODBUS RTU PROTOCOL

B.1.1 INTRODUCTION B-1
B.1.2 PHYSICAL LAYER B-1
B.1.3 DATA LINK LAYER B-1
B.1.4 CRC-16 ALGORITHM B-2

B.2 MODBUS FUNCTION CODES

B.2.1 SUPPORTED FUNCTION CODES B-3
B.2.2 READ ACTUAL VALUES OR SETTINGS (FUNCTION CODE 03/04H) B-3
B.2.3 EXECUTE OPERATION (FUNCTION CODE 05H) B-4
B.2.4 STORE SINGLE SETTING (FUNCTION CODE 06H) B-4
B.2.5 STORE MULTIPLE SETTINGS (FUNCTION CODE 10H) B-5
B.2.6 EXCEPTION RESPONSES B-5

B.3 FILE TRANSFERS

B.3.1 OBTAINING UR FILES VIA MODBUS B-6
B.3.2 MODBUS PASSWORD OPERATION B-7

B.4 MEMORY MAPPING

B.4.1 MODBUS MEMORY MAP B-8
B.4.2 DATA FORMATS B-46

C. UCA/MMS COMMUNICATIONS

C.1 UCA/MMS PROTOCOL

C.1.1 UCA C-1
C.1.2 MMS C-1
C.1.3 UCA REPORTING C-6

D. IEC 60870-5-104 COMMUNICATIONS

D.1 IEC 60870-5-104

D.1.1 INTEROPERABILITY DOCUMENT D-1
D.1.2 POINT LIST D-10

E. DNP COMMUNICATIONS

E.1 DNP PROTOCOL

E.1.1 DEVICE PROFILE DOCUMENT E-1
E.1.2 IMPLEMENTATION TABLE E-4

E.2 DNP POINT LISTS

E.2.1 BINARY INPUTS E-8
E.2.2 BINARY AND CONTROL RELAY OUTPUTS E-13
E.2.3 COUNTERS E-14
E.2.4 ANALOG INPUTS E-15

F. MISCELLANEOUS

F.1 CHANGE NOTES

F.1.1 REVISION HISTORY F-1
F.1.2 CHANGES TO THE L90 MANUAL F-1

F.2 ABBREVIATIONS

F.2.1 STANDARD ABBREVIATIONS F-4

F.3 WARRANTY

F.3.1 GE MULTILIN WARRANTY F-6

Please read this chapter to help guide you through the initial setup of your new relay.

1.1.1 CAUTIONS AND WARNINGS

WARNING CAUTION

Before attempting to install or use the relay, it is imperative that all WARNINGS and CAUTIONS in this manual are reviewed to help prevent personal injury, equipment damage, and/or downtime.

1.1.2 INSPECTION CHECKLIST

- Open the relay packaging and inspect the unit for physical damage.
- View the rear nameplate and verify that the correct model has been ordered.



Figure 1–1: REAR NAMEPLATE (EXAMPLE)

- Ensure that the following items are included:
  - Instruction Manual
  - GE enerVista CD (includes the EnerVista UR Setup software and manuals in PDF format)
  - mounting screws
  - registration card (attached as the last page of the manual)
- Fill out the registration form and return to GE Multilin (include the serial number located on the rear nameplate).
- For product information, instruction manual updates, and the latest software updates, please visit the GE Multilin website at http://www.GEindustrial.com/multilin.

NOTE **If there is any noticeable physical damage, or any of the contents listed are missing, please contact GE Multilin immediately.**

***GE MULTILIN* CONTACT INFORMATION AND CALL CENTER FOR PRODUCT SUPPORT:**

GE Multilin
215 Anderson Avenue
Markham, Ontario
Canada L6E 1B3

TELEPHONE: (905) 294-6222, 1-800-547-8629 (North America only)
FAX: (905) 201-2098
E-MAIL: gemultilin@indsys.ge.com
HOME PAGE: http://www.GEindustrial.com/multilin

1.2.1 INTRODUCTION TO THE UR

Historically, substation protection, control, and metering functions were performed with electromechanical equipment. This first generation of equipment was gradually replaced by analog electronic equipment, most of which emulated the single-function approach of their electromechanical precursors. Both of these technologies required expensive cabling and auxiliary equipment to produce functioning systems.

Recently, digital electronic equipment has begun to provide protection, control, and metering functions. Initially, this equipment was either single function or had very limited multi-function capability, and did not significantly reduce the cabling and auxiliary equipment required. However, recent digital relays have become quite multi-functional, reducing cabling and auxiliaries significantly. These devices also transfer data to central control facilities and Human Machine Interfaces using electronic communications. The functions performed by these products have become so broad that many users now prefer the term IED (Intelligent Electronic Device).

It is obvious to station designers that the amount of cabling and auxiliary equipment installed in stations can be even further reduced, to 20% to 70% of the levels common in 1990, to achieve large cost reductions. This requires placing even more functions within the IEDs.

Users of power equipment are also interested in reducing cost by improving power quality and personnel productivity, and as always, in increasing system reliability and efficiency. These objectives are realized through software which is used to perform functions at both the station and supervisory levels. The use of these systems is growing rapidly.

High speed communications are required to meet the data transfer rates required by modern automatic control and monitoring systems. In the near future, very high speed communications will be required to perform protection signaling with a performance target response time for a command signal between two IEDs, from transmission to reception, of less than 5 milliseconds. This has been established by the Electric Power Research Institute, a collective body of many American and Canadian power utilities, in their Utilities Communications Architecture 2 (MMS/UCA2) project. In late 1998, some European utilities began to show an interest in this ongoing initiative.

IEDs with the capabilities outlined above will also provide significantly more power system data than is presently available, enhance operations and maintenance, and permit the use of adaptive system configuration for protection and control systems. This new generation of equipment must also be easily incorporated into automation systems, at both the station and enterprise levels. The GE Multilin Universal Relay (UR) has been developed to meet these goals.

a) UR BASIC DESIGN

The UR is a digital-based device containing a central processing unit (CPU) that handles multiple types of input and output signals. The UR can communicate over a local area network (LAN) with an operator interface, a programming device, or another UR device.



Figure 1–2: UR CONCEPT BLOCK DIAGRAM

The **CPU module** contains firmware that provides protection elements in the form of logic algorithms, as well as programmable logic gates, timers, and latches for control features.

Input elements accept a variety of analog or digital signals from the field. The UR isolates and converts these signals into logic signals used by the relay.

Output elements convert and isolate the logic signals generated by the relay into digital or analog signals that can be used to control field devices.

b) UR SIGNAL TYPES

The **contact inputs and outputs** are digital signals associated with connections to hard-wired contacts. Both 'wet' and 'dry' contacts are supported.

The **virtual inputs and outputs** are digital signals associated with UR-series internal logic signals. Virtual inputs include signals generated by the local user interface. The virtual outputs are outputs of FlexLogic™ equations used to customize the device. Virtual outputs can also serve as virtual inputs to FlexLogic™ equations.

The **analog inputs and outputs** are signals that are associated with transducers, such as Resistance Temperature Detectors (RTDs).

The **CT and VT inputs** refer to analog current transformer and voltage transformer signals used to monitor AC power lines. The UR-series relays support 1 A and 5 A CTs.

The **remote inputs and outputs** provide a means of sharing digital point state information between remote UR-series devices. The remote outputs interface to the remote inputs of other UR-series devices. Remote outputs are FlexLogic™ operands inserted into UCA2 GOOSE messages and are of two assignment types: DNA standard functions and user-defined (UserSt) functions.

The **direct inputs and outputs** provide a means of sharing digital point states between a number of UR-series IEDs over a dedicated fiber (single or multimode), RS422, or G.703 interface. No switching equipment is required as the IEDs are connected directly in a ring or redundant (dual) ring configuration. This feature is optimized for speed and intended for pilot-aided schemes, distributed logic applications, or the extension of the input/output capabilities of a single relay chassis.

1

c) UR SCAN OPERATION

The UR-series devices operate in a cyclic scan fashion. The device reads the inputs into an input status table, solves the logic program (FlexLogic™ equation), and then sets each output to the appropriate state in an output status table. Any resulting task execution is priority interrupt-driven.



Figure 1–3: UR-SERIES SCAN OPERATION

1.2.3 SOFTWARE ARCHITECTURE

The firmware (software embedded in the relay) is designed in functional modules which can be installed in any relay as required. This is achieved with Object-Oriented Design and Programming (OOD/OOP) techniques.

Object-Oriented techniques involve the use of ‘objects’ and ‘classes’. An ‘object’ is defined as “a logical entity that contains both data and code that manipulates that data”. A ‘class’ is the generalized form of similar objects. By using this concept, one can create a Protection Class with the Protection Elements as objects of the class such as Time Overcurrent, Instantaneous Overcurrent, Current Differential, Undervoltage, Overvoltage, Underfrequency, and Distance. These objects represent completely self-contained software modules. The same object-class concept can be used for Metering, I/O Control, HMI, Communications, or any functional entity in the system.

Employing OOD/OOP in the software architecture of the Universal Relay achieves the same features as the hardware architecture: modularity, scalability, and flexibility. The application software for any Universal Relay (e.g. Feeder Protection, Transformer Protection, Distance Protection) is constructed by combining objects from the various functionality classes. This results in a ’common look and feel’ across the entire family of UR-series platform-based applications.

1.2.4 IMPORTANT CONCEPTS

As described above, the architecture of the UR-series relays differ from previous devices. To achieve a general understanding of this device, some sections of Chapter 5 are quite helpful. The most important functions of the relay are contained in “elements”. A description of the UR-series elements can be found in the Introduction to Elements section in Chapter 5. An example of a simple element, and some of the organization of this manual, can be found in the Digital Elements section. An explanation of the use of inputs from CTs and VTs is in the Introduction to AC Sources section in Chapter 5. A description of how digital signals are used and routed within the relay is contained in the Introduction to FlexLogic™ section in Chapter 5.

1.3.1 PC REQUIREMENTS

The faceplate keypad and display or the EnerVista UR Setup software interface can be used to communicate with the relay. The EnerVista UR Setup software interface is the preferred method to edit settings and view actual values because the PC monitor can display more information in a simple comprehensible format.

The following minimum requirements must be met for the EnerVista UR Setup software to properly operate on a PC.

- Pentium class or higher processor (Pentium II 300 MHz or higher recommended)
- Windows 95, 98, 98SE, ME, NT 4.0 (Service Pack 4 or higher), 2000, XP
- 64 MB of RAM (256 MB recommended) and 50 MB of available hard drive space (200 MB recommended)
- Video capable of displaying 800 x 600 or higher in High Color mode (16-bit color)
- RS232 and/or Ethernet port for communications to the relay

1.3.2 INSTALLATION

After ensuring the minimum requirements for using EnerVista UR Setup are met (see previous section), use the following procedure to install the EnerVista UR Setup from the enclosed GE enerVista CD.

1. Insert the GE enerVista CD into your CD-ROM drive.
2. Click the **Install Now** button and follow the installation instructions to install the no-charge enerVista software.
3. When installation is complete, start the enerVista Launchpad application.
4. Click the **IED Setup** section of the **Launch Pad** window.

5. In the enerVista Launch Pad window, click the **Install Software** button and select the “L90 Line Differential Relay” from the Install Software window as shown below. Select the “Web” option to ensure the most recent software release, or select “CD” if you do not have a web connection, then click the **Check Now** button to list software items for the L90.

6. Select the L90 software program and release notes (if desired) from the list and click the **Download Now** button to obtain the installation program.

7. enerVista Launchpad will obtain the installation program from the Web or CD. Once the download is complete, double-click the installation program to install the EnerVista UR Setup software.
8. Select the complete path, including the new directory name, where the EnerVista UR Setup will be installed.
9. Click on **Next** to begin the installation. The files will be installed in the directory indicated and the installation program will automatically create icons and add EnerVista UR Setup to the Windows start menu.
10. Click **Finish** to end the installation. The L90 device will be added to the list of installed IEDs in the enerVista Launchpad window, as shown below.

This section is intended as a quick start guide to using the EnerVista UR Setup software. Please refer to the EnerVista UR Setup Help File and Chapter 4 of this manual for more information.

a) CONFIGURING AN ETHERNET CONNECTION

Before starting, verify that the Ethernet network cable is properly connected to the Ethernet port on the back of the relay. To setup the relay for Ethernet communications, it will be necessary to define a Site, then add the relay as a Device at that site.

1. Install and start the latest version of the EnerVista UR Setup software (available from the GE enerVista CD or online from http://www.GEindustrial.com/multilin (see previous section for installation instructions).
2. Select the "UR" device from the enerVista Launchpad to start EnerVista UR Setup.
3. Click the **Device Setup** button to open the Device Setup window, then click the **Add Site** button to define a new site.
4. Enter the desired site name in the "Site Name" field. If desired, a short description of site can also be entered along with the display order of devices defined for the site. Click the **OK** button when complete.
5. The new site will appear in the upper-left list in the EnerVista UR Setup window. Click on the new site name and then click the **Device Setup** button to re-open the Device Setup window.
6. Click the **Add Device** button to define the new device.
7. Enter the desired name in the "Device Name" field and a description (optional) of the site.
8. Select "Ethernet" from the **Interface** drop-down list. This will display a number of interface parameters that must be entered for proper Ethernet functionality.
   - Enter the relay IP address (from **SETTINGS** ⇨ **PRODUCT SETUP** ⇨⇩ **COMMUNICATIONS** ⇨⇩ **NETWORK** ⇨ **IP ADDRESS**) in the "IP Address" field.
   - Enter the relay Modbus address (from the **PRODUCT SETUP** ⇨⇩ **COMMUNICATIONS** ⇨⇩ **MODBUS PROTOCOL** ⇨ **MODBUS SLAVE ADDRESS** setting) in the "Slave Address" field.
   - Enter the Modbus port address (from the **PRODUCT SETUP** ⇨⇩ **COMMUNICATIONS** ⇨⇩ **MODBUS PROTOCOL** ⇨⇩ **MODBUS TCP PORT NUMBER** setting) in the "Modbus Port" field.
9. Click the **Read Order Code** button to connect to the L90 device and upload the order code. If an communications error occurs, ensure that the three EnerVista UR Setup values entered in the previous step correspond to the relay setting values.
10. Click **OK** when the relay order code has been received. The new device will be added to the Site List window (or Online window) located in the top left corner of the main EnerVista UR Setup window.

The Site Device has now been configured for Ethernet communications. Proceed to Section c) below to begin communications.

b) CONFIGURING AN RS232 CONNECTION

Before starting, verify that the RS232 serial cable is properly connected to the RS232 port on the front panel of the relay.

1. Install and start the latest version of the EnerVista UR Setup software (available from the GE enerVista CD or online from http://www.GEindustrial.com/multilin.
2. Select the **Device Setup** button to open the Device Setup window and click the **Add Site** button to define a new site.
3. Enter the desired site name in the "Site Name" field. If desired, a short description of site can also be entered along with the display order of devices defined for the site. Click the **OK** button when complete.
4. The new site will appear in the upper-left list in the EnerVista UR Setup window. Click on the new site name and then click the **Device Setup** button to re-open the Device Setup window.
5. Click the **Add Device** button to define the new device.
6. Enter the desired name in the "Device Name" field and a description (optional) of the site.
7. Select "Serial" from the **Interface** drop-down list. This will display a number of interface parameters that must be entered for proper serial communications.

- Enter the relay slave address and COM port values (from the **SETTINGS** ⇨ **PRODUCT SETUP** ⇨⇩ **COMMUNICATIONS** ⇨⇩ **SERIAL PORTS** menu) in the "Slave Address" and "COM Port" fields.
- Enter the physical communications parameters (baud rate and parity settings) in their respective fields.

8. Click the **Read Order Code** button to connect to the L90 device and upload the order code. If an communications error occurs, ensure that the EnerVista UR Setup serial communications values entered in the previous step correspond to the relay setting values.
9. Click "OK" when the relay order code has been received. The new device will be added to the Site List window (or Online window) located in the top left corner of the main EnerVista UR Setup window.

The Site Device has now been configured for RS232 communications. Proceed to Section c) Connecting to the Relay below to begin communications.

c) CONNECTING TO THE RELAY

1. Open the Display Properties window through the Site List tree as shown below:



2. The Display Properties window will open with a flashing status indicator on the lower left of the EnerVista UR Setup window.
3. If the status indicator is red, verify that the Ethernet network cable is properly connected to the Ethernet port on the back of the relay and that the relay has been properly setup for communications (steps A and B earlier).
4. The Display Properties settings can now be edited, printed, or changed according to user specifications.

NOTE

Refer to Chapter 4 in this manual and the EnerVista UR Setup Help File for more information about the using the EnerVista UR Setup software interface.

1.4.1 MOUNTING AND WIRING

Please refer to Chapter 3: Hardware for detailed mounting and wiring instructions. Review all **WARNINGS** and **CAUTIONS** carefully.

1.4.2 COMMUNICATIONS

The EnerVista UR Setup software communicates to the relay via the faceplate RS232 port or the rear panel RS485 / Ethernet ports. To communicate via the faceplate RS232 port, a standard "straight-through" serial cable is used. The DB-9 male end is connected to the relay and the DB-9 or DB-25 female end is connected to the PC COM1 or COM2 port as described in the CPU Communications Ports section of Chapter 3.



Figure 1–4: RELAY COMMUNICATIONS OPTIONS

To communicate through the L90 rear RS485 port from a PC RS232 port, the GE Multilin RS232/RS485 converter box is required. This device (catalog number F485) connects to the computer using a "straight-through" serial cable. A shielded twisted-pair (20, 22, or 24 AWG) connects the F485 converter to the L90 rear communications port. The converter terminals (+, –, GND) are connected to the L90 communication module (+, –, COM) terminals. Refer to the CPU Communications Ports section in Chapter 3 for option details. The line should be terminated with an R-C network (i.e. 120 Ω, 1 nF) as described in the Chapter 3.

1.4.3 FACEPLATE DISPLAY

All messages are displayed on a 2 × 20 character vacuum fluorescent display to make them visible under poor lighting conditions. An optional liquid crystal display (LCD) is also available. Messages are displayed in English and do not require the aid of an instruction manual for deciphering. While the keypad and display are not actively being used, the display will default to defined messages. Any high priority event driven message will automatically override the default message and appear on the display.

1

1.5.1 FACEPLATE KEYPAD

Display messages are organized into 'pages' under the following headings: Actual Values, Settings, Commands, and Targets. The MENU key navigates through these pages. Each heading page is broken down further into logical subgroups.

The MESSAGE keys navigate through the subgroups. The VALUE keys scroll increment or decrement numerical setting values when in programming mode. These keys also scroll through alphanumeric values in the text edit mode. Alternatively, values may also be entered with the numeric keypad.

The . key initiates and advance to the next character in text edit mode or enters a decimal point. The HELP key may be pressed at any time for context sensitive help messages. The ENTER key stores altered setting values.

1.5.2 MENU NAVIGATION

Press the MENU key to select the desired header display page (top-level menu). The header title appears momentarily followed by a header display page menu item. Each press of the MENU key advances through the main heading pages as illustrated below.



1.5.3 MENU HIERARCHY

The setting and actual value messages are arranged hierarchically. The header display pages are indicated by double scroll bar characters (■■), while sub-header pages are indicated by single scroll bar characters (■). The header display pages represent the highest level of the hierarchy and the sub-header display pages fall below this level. The MESSAGE and keys move within a group of headers, sub-headers, setting values, or actual values. Continually pressing the MESSAGE key from a header display displays specific information for the header category. Conversely, continually pressing the MESSAGE key from a setting value or actual value display returns to the header display.



1.5.4 RELAY ACTIVATION

The relay is defaulted to the “Not Programmed” state when it leaves the factory. This safeguards against the installation of a relay whose settings have not been entered. When powered up successfully, the Trouble LED will be on and the In Service LED off. The relay in the “Not Programmed” state will block signaling of any output relay. These conditions will remain until the relay is explicitly put in the “Programmed” state.

Select the menu message **SETTINGS ⇨ PRODUCT SETUP ⇨⇩ INSTALLATION ⇨ RELAY SETTINGS**

```
RELAY SETTINGS:
Not Programmed
```

To put the relay in the “Programmed” state, press either of the VALUE keys once and then press ENTER. The faceplate Trouble LED will turn off and the In Service LED will turn on. The settings for the relay can be programmed manually (refer to Chapter 5) via the faceplate keypad or remotely (refer to the EnerVista UR Setup Help file) via the EnerVista UR Setup software interface.

1.5.5 RELAY PASSWORDS

It is recommended that passwords be set up for each security level and assigned to specific personnel. There are two user password security access levels, COMMAND and SETTING:

1. COMMAND

The COMMAND access level restricts the user from making any settings changes, but allows the user to perform the following operations:

- operate breakers via faceplate keypad
- change state of virtual inputs
- clear event records
- clear oscillography records
- operate user-programmable pushbuttons

2. SETTING

The SETTING access level allows the user to make any changes to any of the setting values.

NOTE

Refer to the Changing Settings section in Chapter 4 for complete instructions on setting up security level passwords.

1.5.6 FLEXLOGIC™ CUSTOMIZATION

FlexLogic™ equation editing is required for setting up user-defined logic for customizing the relay operations. See the FlexLogic™ section in Chapter 5 for additional details.

1.5.7 COMMISSIONING

Templated tables for charting all the required settings before entering them via the keypad are available from the GE Multilin website at http://www.GEindustrial.com/multilin. Commissioning tests are also included in the COMMISSIONING chapter of this manual.

2.1.1 OVERVIEW

The L90 Line Differential Relay is a digital current differential relay system with an integral communications channel interface.

The L90 is intended to provide complete protection for transmission lines of any voltage level. Both three phase and single phase tripping schemes are available. Models of the L90 are available for application on both two and three terminal lines. The L90 uses per phase differential at 64 kbps transmitting 2 phaselets per cycle. The current differential scheme is based on innovative patented techniques developed by GE. The L90 algorithms are based on the Fourier transform–phaselet approach and an adaptive statistical restraint. The restraint is similar to a traditional percentage differential scheme, but is adaptive based on relay measurements. When used with a 64 kbps channel, the innovative "phaselets" approach yields an operating time of 1.0 to 1.5 cycles (typical). The adaptive statistical restraint approach provides both more sensitive and more accurate fault sensing. This allows the L90 to detect relatively higher impedance single line to ground faults that existing systems may not. The basic current differential element operates on current input only. Long lines with significant capacitance can benefit from charging current compensation if terminal voltage measurements are applied to the relay. The voltage input is also used for some protection and monitoring features such as directional elements, fault locator, metering, and distance backup.

The L90 is designed to operate over different communications links with various degrees of noise encountered in power systems and communications environments. Since correct operation of the relay is completely dependent on data received from the remote end, special attention must be paid to information validation. The L90 incorporates a high degree of security by using a 32-bit CRC (cyclic redundancy code) inter-relay communications packet.

In addition to current differential protection, the relay provides multiple backup protection for phase and ground faults. For overcurrent protection, the time overcurrent curves may be selected from a selection of standard curve shapes or a custom FlexCurve™ for optimum co-ordination. Additionally, one zone of phase and ground distance protection with power swing blocking, out-of-step tripping, line pickup, load encroachment, and POTT features is included.

The L90 incorporates charging current compensation for applications on very long transmission lines without loss of sensitivity. The line capacitive current is removed from the terminal phasors.

Voltage, current, and power metering is built into the relay as a standard feature. Current parameters are available as total waveform RMS magnitude, or as fundamental frequency only RMS magnitude and angle (phasor).

Diagnostic features include a sequence of records capable of storing 1024 time-tagged events. The internal clock used for time-tagging can be synchronized with an IRIG-B signal or via the SNTP protocol over the Ethernet port. This precise time stamping allows the sequence of events to be determined throughout the system. Events can also be programmed (via FlexLogic™ equations) to trigger oscillography data capture which may be set to record the measured parameters before and after the event for viewing on a personal computer (PC). These tools significantly reduce troubleshooting time and simplify report generation in the event of a system fault.

A faceplate RS232 port may be used to connect to a PC for the programming of settings and the monitoring of actual values. A variety of communications modules are available. Two rear RS485 ports allow independent access by operating and engineering staff. All serial ports use the Modbus® RTU protocol. The RS485 ports may be connected to system computers with baud rates up to 115.2 kbps. The RS232 port has a fixed baud rate of 19.2 kbps. Optional communications modules include a 10BaseF Ethernet interface which can be used to provide fast, reliable communications in noisy environments. Another option provides two 10BaseF fiber optic ports for redundancy. The Ethernet port supports MMS/UCA2, Modbus®/TCP, and TFTP protocols, and allows access to the relay via any standard web browser (UR web pages). The IEC 60870-5-104 protocol is supported on the Ethernet port. DNP 3.0 and IEC 60870-5-104 cannot be enabled at the same time.

The L90 IEDs use flash memory technology which allows field upgrading as new features are added. The following Single Line Diagram illustrates the relay functionality using ANSI (American National Standards Institute) device numbers.

Table 2–1: DEVICE NUMBERS AND FUNCTIONS

DEVICE NUMBER	FUNCTION
21G	Ground Distance
21P	Phase Distance
25	Synchrocheck
27P	Phase Undervoltage
27X	Auxiliary Undervoltage
50BF	Breaker Failure
50DD	Adaptive Fault Detector (sensitive current disturbance detector)
50G	Ground Instantaneous Overcurrent
50N	Neutral Instantaneous Overcurrent
50P	Phase Instantaneous Overcurrent
50_2	Negative Sequence Instantaneous OC
51G	Ground Time Overcurrent
51N	Neutral Time Overcurrent

DEVICE NUMBER	FUNCTION
51P	Phase Time Overcurrent
51_2	Negative Sequence Time Overcurrent
52	AC Circuit Breaker
59N	Neutral Overvoltage
59P	Phase Overvoltage
59X	Auxiliary Overvoltage
67N	Neutral Directional Overcurrent
67P	Phase Directional Overcurrent
67_2	Negative Sequence Directional Overcurrent
68	Power Swing Blocking
78	Out-of-step Tripping
79	Automatic Recloser
87L	Segregated Line Current Differential



Figure 2–1: SINGLE LINE DIAGRAM

Table 2–2: OTHER DEVICE FUNCTIONS

FUNCTION	FUNCTION	FUNCTION
Breaker Arcing Current (I^2t)	FlexLogic™ Equations	Oscillography
Breaker Control	L90 Channel Tests	Pilot Scheme (POTT)
Contact Inputs (up to 96)	Line Pickup	Setting Groups (6)
Contact Outputs (up to 64)	Load Encroachment	Stub Bus
Control Pushbuttons	Metering: Current, Voltage, Power, Energy, Frequency, Demand, Power Factor, 87L current, local and remote phasors	Time Synchronization over SNTP
CT Failure Detector		Transducer I/O
Data Logger		User Definable displays
Digital Counters (8)	MMS/UCA Communications	User Programmable LEDs
Digital Elements (16)	MMS/UCA Remote I/O ("GOOSE")	User Programmable Pushbuttons
Direct Inputs (8 per L90 comms channel)	Modbus Communications	User Programmable Self-Tests
DNP 3.0 or IEC 60870-5-104 Comms.	Modbus User Map	Virtual Inputs (32)
Event Recorder	Non-Volatile Latches	Virtual Outputs (64)
Fault Locator and Fault Reporting	Non-Volatile Selector Switch	VT Fuse Failure
FlexElements™ (16)	Open Pole Detector	

2.1.2 FEATURES

LINE CURRENT DIFFERENTIAL

- Phase segregated, high-speed digital current differential system
- Overhead and underground AC transmission lines, series compensated lines
- Two and three terminal line applications
- Zero-sequence removal for application on lines with tapped transformers connected in a grounded Wye on the line side
- GE phaselets approach based on Discrete Fourier Transform with 64 samples per cycle and transmitting 2 time-stamped phaselets per cycle
- Adaptive restraint approach improving sensitivity and accuracy of fault sensing
- Increased security for trip decision using Disturbance Detector and Trip Output logic
- Continuous clock synchronization via the distributed synchronization technique
- Increased transient stability through DC decaying offset removal
- Accommodates up to 5 times CT ratio differences
- Peer-to-Peer (Master-Master) architecture changing to Master-Slave via DTT (if channel fails) at 64 kbps
- Charging current compensation
- Interfaces direct fiber, multiplexed RS422 and G.703 connections with relay ID check
- Per phase line differential protection Direct Transfer Trip plus 8 user-assigned pilot signals via the communications channel
- Secure 32-bit CRC protection against communications errors
- Channel Asymmetry (up to 10 ms) Compensation using GPS satellite-controlled clock

BACKUP PROTECTION:

- DTT provision for pilot schemes
- 1 zone distance protection with POTT scheme, power swing blocking/out-of-step tripping, line pickup, and load encroachment
- 2-element TOC and 2-element IOC directional phase overcurrent protection
- 2-element TOC and 2-element IOC directional zero-sequence overcurrent protection

- 2-element TOC and 2-element IOC negative-sequence overcurrent protection
- Undervoltage and overvoltage protection

ADDITIONAL PROTECTION:

- Breaker failure protection
- Stub bus protection
- VT and CT supervision
- GE "Sources" approach allowing grouping of different CTs and VTs from multiple input channels
- Open pole detection
- Breaker trip coil supervision and "seal-in" of trip command
- FlexLogic™ allowing creation of user-defined distributed protection and control logic

CONTROL:

- 1 and 2 breakers configuration for 1½ and ring bus schemes, pushbutton control from the relay
- Auto-reclosing and synchrochecking
- Breaker arcing current

MONITORING:

- Oscillography of current, voltage, FlexLogic™ operands, and digital signals (1 × 128 cycles to 31 × 8 cycles configurable)
- Events recorder: 1024 events
- Fault locator

METERING:

- Actual 87L remote phasors, differential current, channel delay, and channel asymmetry at all line terminals of line current differential protection
- Line current, voltage, real power, reactive power, apparent power, power factor, and frequency

COMMUNICATIONS:

- RS232 front port: 19.2 kbps
- 1 or 2 RS485 rear ports: up to 115 kbps
- 10BaseF Ethernet port supporting MMS/UCA 2.0 protocol

2.1.3 ORDERING

The relay is available as a 19-inch rack horizontal mount unit or as a reduced size (¾) vertical mount unit, and consists of the following module functions: power supply, CPU, CT/VT DSP, digital input/output, transducer input/output, L90 Communications. Each of these modules can be supplied in a number of configurations which must be specified at the time of ordering. The information required to completely specify the relay is provided in the following table (full details of available relay modules are contained in Chapter 3: Hardware).

Table 2–3: L90 ORDER CODES

	L90	-	*	00	-	H	*	*	-	F	**	-	H	**	-	L	**	-	N	**	-	S	**	-	U	**	-	W	**	Full Size Horizontal Mount
	L90	-	*	00	-	V	*	*	-	F	**	-	H	**	-	L	**	-	N	**							-	#	**	Reduced Size Vertical Mount (see note below for value of slot #)
BASE UNIT	L90	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	Base Unit
CPU		A	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	RS485 + RS485 (ModBus RTU, DNP)
		C	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	RS485 + 10BaseF (MMS/UCA2, Modbus TCP/IP, DNP)
		D	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	RS485 + Redundant 10BaseF (MMS/UCA2, Modbus TCP/IP, DNP)
SOFTWARE			00	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	No Software Options
MOUNT/ FACEPLATE				H	C	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	Horizontal (19” rack)
				H	P	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	Horizontal (19” rack) with User-Programmable Pushbuttons
				V	F	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	Vertical (3/4 rack)
POWER SUPPLY						H	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	125 / 250 V AC/DC
						L	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	24 to 48 V (DC only)
CT/VT DSP								8A	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	Standard 4CT/4VT
								8C	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	|	Standard 8CT
DIGITAL I/O									|	XX	XX	XX	XX	|	No Module
									4A	4A	4A	4A	4A	|	4 Solid-State (No Monitoring) MOSFET Outputs
									4B	4B	4B	4B	4B	|	4 Solid-State (Voltage w/ opt Current) MOSFET Outputs
									4C	4C	4C	4C	4C	|	4 Solid-State (Current w/ opt Voltage) MOSFET Outputs
									4L	4L	4L	4L	4L	|	14 Form-A (No Monitoring) Latchable Outputs
									67	67	67	67	67	|	8 Form-A (No Monitoring) Outputs
									6A	6A	6A	6A	6A	|	2 Form-A (Volt w/ opt Curr) & 2 Form-C outputs, 8 Digital Inputs
									6B	6B	6B	6B	6B	|	2 Form-A (Volt w/ opt Curr) & 4 Form-C Outputs, 4 Digital Inputs
									6C	6C	6C	6C	6C	|	8 Form-C Outputs
									6D	6D	6D	6D	6D	|	16 Digital Inputs
									6E	6E	6E	6E	6E	|	4 Form-C Outputs, 8 Digital Inputs
									6F	6F	6F	6F	6F	|	8 Fast Form-C Outputs
									6G	6G	6G	6G	6G	|	4 Form-A (Voltage w/ opt Current) Outputs, 8 Digital Inputs
									6H	6H	6H	6H	6H	|	6 Form-A (Voltage w/ opt Current) Outputs, 4 Digital Inputs
									6K	6K	6K	6K	6K	|	4 Form-C & 4 Fast Form-C Outputs
									6L	6L	6L	6L	6L	|	2 Form-A (Curr w/ opt Volt) & 2 Form-C Outputs, 8 Digital Inputs
									6M	6M	6M	6M	6M	|	2 Form-A (Curr w/ opt Volt) & 4 Form-C Outputs, 4 Digital Inputs
									6N	6N	6N	6N	6N	|	4 Form-A (Current w/ opt Voltage) Outputs, 8 Digital Inputs
									6P	6P	6P	6P	6P	|	6 Form-A (Current w/ opt Voltage) Outputs, 4 Digital Inputs
									6R	6R	6R	6R	6R	|	2 Form-A (No Monitoring) & 2 Form-C Outputs, 8 Digital Inputs
									6S	6S	6S	6S	6S	|	2 Form-A (No Monitoring) & 4 Form-C Outputs, 4 Digital Inputs
									6T	6T	6T	6T	6T	|	4 Form-A (No Monitoring) Outputs, 8 Digital Inputs
									6U	6U	6U	6U	6U	|	6 Form-A (No Monitoring) Outputs, 4 Digital Inputs
TRANSDUCER I/O (maximum of 3 per unit)									5C	5C	5C	5C	5C	|	8 RTD Inputs
									5E	5E	5E	5E	5E	|	4 RTD Inputs, 4 dcmA Inputs
									5F	5F	5F	5F	5F	|	8 dcmA Inputs
INTER-RELAY COMMUNICATIONS														7A	820 nm, multi-mode, LED, 1 Channel
														7B	1300 nm, multi-mode, LED, 1 Channel
														7C	1300 nm, single-mode, ELED, 1 Channel
														7D	1300 nm, single-mode, LASER, 1 Channel
														7H	820 nm, multi-mode, LED, 2 Channels
														7I	1300 nm, multi-mode, LED, 2 Channels
														7J	1300 nm, single-mode, ELED, 2 Channels
														7K	1300 nm, single-mode, LASER, 2 Channels
														7L	Channel 1 - RS422; Channel 2 - 820 nm, multi-mode, LED
														7M	Channel 1 - RS422; Channel 2 - 1300 nm, multi-mode, LED
														7P	Channel 1 - RS422; Channel 2 - 1300 nm, single-mode, LASER
														7R	G.703, 1 Channel
														7S	G.703, 2 Channels
														7T	RS422, 1 Channel
														7W	RS422, 2 Channels
														72	1550 nm, single-mode, LASER, 1 Channel
														73	1550 nm, single-mode, LASER, 2 Channel
														74	Channel 1 - RS422; Channel 2 - 1550 nm, single-mode, LASER
														75	Channel 1 - G.703, Channel 2 - 1550 nm, single -mode, LASER
														76	IEEE C37.94, 820 nm, multimode, LED, 1 Channel
														77	IEEE C37.94, 820 nm, multimode, LED, 2 Channels

NOTE **For vertical mounting units, # = slot P for digital and transducer input/output modules; # = slot R for inter-relay communications modules**

The order codes for replacement modules to be ordered separately are shown in the following table. When ordering a replacement CPU module or Faceplate, please provide the serial number of your existing unit.

Table 2–4: ORDER CODES FOR REPLACEMENT MODULES

	UR - ** -	
POWER SUPPLY	1H	125 / 250 V AC/DC
	1L	24 to 48 V (DC only)
CPU	9A	RS485 + RS485 (ModBus RTU, DNP 3.0)
	9C	RS485 + 10BaseF (MMS/UCA2, ModBus TCP/IP, DNP 3.0)
	9D	RS485 + Redundant 10BaseF (MMS/UCA2, ModBus TCP/IP, DNP 3.0)
FACEPLATE	3C	Horizontal Faceplate with Display & Keypad
	3F	Vertical Faceplate with Display & Keypad
DIGITAL I/O	4A	4 Solid-State (No Monitoring) MOSFET Outputs
	4B	4 Solid-State (Voltage w/ opt Current) MOSFET Outputs
	4C	4 Solid-State (Current w/ opt Voltage) MOSFET Outputs
	4L	14 Form-A (No Monitoring) Latchable Outputs
	67	8 Form-A (No Monitoring) Outputs
	6A	2 Form-A (Voltage w/ opt Current) & 2 Form-C Outputs, 8 Digital Inputs
	6B	2 Form-A (Voltage w/ opt Current) & 4 Form-C Outputs, 4 Digital Inputs
	6C	8 Form-C Outputs
	6D	16 Digital Inputs
	6E	4 Form-C Outputs, 8 Digital Inputs
	6F	8 Fast Form-C Outputs
	6G	4 Form-A (Voltage w/ opt Current) Outputs, 8 Digital Inputs
	6H	6 Form-A (Voltage w/ opt Current) Outputs, 4 Digital Inputs
	6K	4 Form-C & 4 Fast Form-C Outputs
	6L	2 Form-A (Current w/ opt Voltage) & 2 Form-C Outputs, 8 Digital Inputs
	6M	2 Form-A (Current w/ opt Voltage) & 4 Form-C Outputs, 4 Digital Inputs
	6N	4 Form-A (Current w/ opt Voltage) Outputs, 8 Digital Inputs
	6P	6 Form-A (Current w/ opt Voltage) Outputs, 4 Digital Inputs
	6R	2 Form-A (No Monitoring) & 2 Form-C Outputs, 8 Digital Inputs
	6S	2 Form-A (No Monitoring) & 4 Form-C Outputs, 4 Digital Inputs
	6T	4 Form-A (No Monitoring) Outputs, 8 Digital Inputs
	6U	6 Form-A (No Monitoring) Outputs, 4 Digital Inputs
CT/VT DSP	8A	Standard 4CT/4VT
	8B	Sensitive Ground 4CT/4VT
	8C	Standard 8CT
	8D	Sensitive Ground 8CT
UR INTER-RELAY COMMUNICATIONS	7A	820 nm, multi-mode, LED, 1 Channel
	7B	1300 nm, multi-mode, LED, 1 Channel
	7C	1300 nm, single-mode, ELED, 1 Channel
	7D	1300 nm, single-mode, LASER, 1 Channel
	7E	Channel 1: G.703; Channel 2: 820 nm, multi-mode LED (L90 only)
	7F	Channel 1: G.703; Channel 2: 1300 nm, multi-mode LED (L90 only)
	7G	Channel 1: G.703; Channel 2: 1300 nm, single-mode ELED (L90 only)
	7Q	Channel 1: G.703; Channel 2: 820 nm, single-mode LASER (L90 only)
	7H	820 nm, multi-mode, LED, 2 Channels
	7I	1300 nm, multi-mode, LED, 2 Channels
	7J	1300 nm, single-mode, ELED, 2 Channels
	7K	1300 nm, single-mode, LASER, 2 Channels
	7L	Channel 1 - RS422; Channel 2 - 820 nm, multi-mode, LED
	7M	Channel 1 - RS422; Channel 2 - 1300 nm, multi-mode, LED
	7P	Channel 1 - RS422; Channel 2 - 1300 nm, single-mode, LASER
	7R	G.703, 1 Channel
	7S	G.703, 2 Channels
	7T	RS422, 1 Channel
	7W	RS422, 2 Channels
	72	1550 nm, single-mode, LASER, 1 Channel
	73	1550 nm, single-mode, LASER, 2 Channel
	74	Channel 1 - RS422; Channel 2 - 1550 nm, single-mode, LASER
	75	Channel 1 - G.703, Channel 2 - 1550 nm, single -mode, LASER (L90 only)
	76	IEEE C37.94, 820 nm, multi-mode, LED, 1 Channel
	77	IEEE C37.94, 820 nm, multi-mode, LED, 2 Channels
TRANSDUCER I/O	5C	8 RTD Inputs
	5E	4 dcmA Inputs, 4 RTD Inputs
	5F	8 dcmA Inputs

2.2.1 INTER-RELAY COMMUNICATIONS

Dedicated inter-relay communications may operate over 64 kbps digital channels or dedicated fiber optic channels. Available interfaces include:

- RS422 at 64 kbps
- G.703 at 64 kbps
- Dedicated fiber optics at 64 kbps. The fiber optic options include:
  - 820 nm multi-mode fiber with an LED transmitter
  - 1300 nm multi-mode fiber with an LED transmitter
  - 1300 nm single-mode fiber with an ELED transmitter
  - 1300 nm single-mode fiber with a LASER transmitter
  - 1550 nm single-mode fiber with a LASER transmitter
  - IEEE C37.94 820 nm multi-mode fiber with an LED transmitter

All fiber optic options use an ST connector. L90 models are available for use on two or three terminal lines. A two terminal line application requires one bidirectional channel. However, in two terminal line applications, it is also possible to use an L90 relay with two bidirectional channels. The second bidirectional channel will provide a redundant backup channel with automatic switchover if the first channel fails.

The L90 current differential relay is designed to function in a Peer to Peer or Master–Master architecture. In the Peer to Peer architecture, all relays in the system are identical and perform identical functions in the current differential scheme. In order for every relay on the line to be a Peer, each relay must be able to communicate with all of the other relays. If there is a failure in communications among the relays, the relays will revert to a Master–Slave architecture on a 3-terminal system, with the Master as the relay that has current phasors from all terminals. Using two different operational modes increases the dependability of the current differential scheme on a 3-terminal system by reducing reliance on communications.

The main difference between a Master and a Slave L90 is that only a Master relay performs the actual current differential calculation, and only a Master relay communicates with the relays at all other terminals of the protected line.

At least one Master L90 relay must have live communications to all other terminals in the current differential scheme; the other L90 relays on that line may operate as Slave relays. All Master relays in the scheme will be equal, and each will perform all functions. Each L90 relay in the scheme will determine if it is a Master by comparing the number of terminals on the line to the number of active communication channels.

The Slave terminals only communicate with the Master; there is no Slave to Slave communications path. As a result, a Slave L90 relay cannot calculate the differential current. When a Master L90 relay issues a local trip signal, it also sends a Direct Transfer Trip signal to all of the other L90 relays on the protected line.

If a Slave L90 relay issues a trip from one of its backup functions, it can send a transfer trip signal to its Master and other Slave relays if such option is designated. Because a Slave cannot communicate with all the relays in the differential scheme, the Master will then “broadcast” the Direct Transfer Trip signal to all other terminals.

The Slave L90 Relay performs the following functions:

- Samples currents and voltages
- Removes DC offset from the current via the mimic algorithm
- Creates phaselets
- Calculates sum of squares data
- Transmits current data to all Master L90 relays
- Performs all local relaying functions
- Receives Current Differential DTT and Direct Input signals from all other L90 relays
- Transmits Direct Output signals to all communicating relays
- Sends synchronization information of local clock to all other L90 clocks

The Master L90 Relay performs the following functions:

- Performs all functions of a Slave L90
- Receives current phasor information from all relays
- Performs the Current Differential algorithm
- Sends a Current Differential DTT signal to all L90 relays on the protected line

In the Peer to Peer mode, all L90 relays act as Masters.



Figure 2–2: COMMUNICATIONS PATHS

2.2.2 CHANNEL MONITOR

The L90 has logic to detect that the communications channel is deteriorating or has failed completely. This can provide an alarm indication and disable the current differential protection. Note that a failure of the communications from the Master to a Slave does not prevent the Master from performing the current differential algorithm; failure of the communications from a Slave to the Master will prevent the Master from performing the correct current differential logic. Channel propagation delay is being continuously measured and adjusted according to changes in the communications path. Every relay on the protection system can assigned an unique ID to prevent advertent loopbacks at multiplexed channels.

2.2.3 LOOPBACK TEST

This option allows the user to test the relay at one terminal of the line by “looping” the transmitter output to the receiver input; at the same time, the signal sent to the remote will not change. A local loopback feature is included in the relay to simplify single ended testing.

2.2.4 DIRECT TRANSFER TRIPPING

The L90 includes provision for sending and receiving a single-pole Direct Transfer Trip (DTT) signal from current differential protection between the L90 relays at the line terminals using the pilot communications channel. The user may also initiate an additional eight pilot signals with an L90 communications channel to create trip/block/signaling logic. A FlexLogic™ operand, an external contact closure, or a signal over the LAN communication channels can be assigned for that logic.

2.3.1 PROTECTION AND CONTROL FUNCTIONS

- **Current Differential Protection**: The current differential algorithms used in the L90 Line Differential Relay are based on the Fourier transform 'phaselet' approach and an adaptive statistical restraint. The L90 uses per-phase differential at 64 kbps with 2 phaselets per cycle. A detailed description of the current differential algorithms is found in Chapter 8. The current differential protection can be set in a percentage differential scheme with a single or dual slope.
- **Backup Protection**: In addition to the primary current differential protection, the L90 Line Differential Relay incorporates backup functions that operate on the local relay current only, such as directional phase overcurrent, directional neutral overcurrent, negative sequence overcurrent, undervoltage, overvoltage, and distance protection.
- **Multiple Setting Groups**: The relay can store six groups of settings. They may be selected by user command, a configurable contact input or a FlexLogic™ equation to allow the relay to respond to changing conditions.
- **User-Programmable Logic**: In addition to the built-in protection logic, the relay may be programmed by the user via FlexLogic™ equations.
- **Configurable Inputs and Outputs**: All of the contact converter inputs (Digital Inputs) to the relay may be assigned by the user to directly block a protection element, operate an output relay or serve as an input to FlexLogic™ equations. All of the outputs, except for the self test critical alarm contacts, may also be assigned by the user.

2.3.2 METERING AND MONITORING FUNCTIONS

- **Metering**: The relay measures all input currents and calculates both phasors and symmetrical components. When AC potential is applied to the relay via the optional voltage inputs, metering data includes phase and neutral current, phase voltage, three phase and per phase W, VA, and var, and power factor. Frequency is measured on either current or voltage inputs. They may be called onto the local display or accessed via a computer. All terminal current phasors and differential currents are also displayed at all relays, allowing the user opportunity to analyze correct polarization of currents at all terminals.
- **Event Records**: The relay has a 'sequence of events' recorder which combines the recording of snapshot data and oscillography data. Events consist of a broad range of change of state occurrences, including input contact changes, measuring-element pickup and operation, FlexLogic™ equation changes, and self-test status. The relay stores up to 1024 events with the date and time stamped to the nearest microsecond. This provides the information needed to determine a sequence of events, which can reduce troubleshooting time and simplify report generation after system events.
- **Oscillography**: The relay stores oscillography data at a sampling rate of 64 times per cycle. The relay can store from 1 to 64 records. Each oscillography file includes a sampled data report consisting of:

  Instantaneous sample of the selected currents and voltages (if AC potential is used),
  the status of each selected contact input,
  the status of each selected contact output,
  the status of each selected measuring function, and
  the status of various selected logic signals, including virtual inputs and outputs.

  The captured oscillography data files can be accessed via the remote communications ports on the relay.
- **CT Failure / Current Unbalance Alarm**: The relay has current unbalance alarm logic. The unbalance alarm may be supervised by a zero sequence voltage detector. The user may block the relay from tripping when the current unbalance alarm operates.
- **Trip Circuit Monitor**: On those outputs designed for trip duty, a trip voltage monitor will continuously measure the DC voltage across output contacts to determine if the associated trip circuit is intact. If the voltage dips below the minimum voltage or the breaker fails to open or close after a trip command, an alarm can be activated.
- **Self-Test**: The most comprehensive self testing of the relay is performed during a power-up. Because the system is not performing any protection activities at power-up, tests that would be disruptive to protection processing may be performed. The processors in the CPU and all DSP modules participate in startup self-testing. Self-testing checks approximately 85 to 90% of the hardware, and CRC/check-sum verification of all PROMs is performed. The processors communicate their results to each other so that if any failures are detected, they can be reported to the user. Each processor must successfully complete its self tests before the relay begins protection activities.

During both startup and normal operation, the CPU polls all plug-in modules and checks that every one answers the poll. The CPU compares the module types that identify themselves to the relay order code stored in memory and declares an alarm if a module is either non-responding or the wrong type for the specific slot. When running under normal power system conditions, the relay processors will have 'idle' time. During this time, each processor performs 'background' self-tests that are not disruptive to the foreground processing.

2.3.3 OTHER FUNCTIONS

a) ALARMS

The relay contains a dedicated alarm relay, the Critical Failure Alarm, housed in the Power Supply module. This output relay is not user programmable. This relay has Form-C contacts and is energized under normal operating conditions. The Critical Failure Alarm will become de-energized if the relay self test algorithms detect a failure that would prevent the relay from properly protecting the transmission line.

b) LOCAL USER INTERFACE

The relay's local user interface (on the faceplate) consists of a 2 × 20 vacuum florescent display (VFD) and a 22 button keypad. The keypad and display may be used to view data from the relay, to change settings in the relay, or to perform control actions. Also, the faceplate provides LED indications of status and events..

c) TIME SYNCHRONIZATION

The relay includes a clock which can run freely from the internal oscillator or be synchronized from an external IRIG-B signal. With the external signal, all relays wired to the same synchronizing signal will be synchronized to within 0.1 millisecond.

d) FUNCTION DIAGRAMS



Figure 2–3: L90 BLOCK DIAGRAM



Figure 2–4: MAIN SOFTWARE MODULES

NOTE

The operating times below include the activation time of a trip rated Form-A output contact unless otherwise indicated. FlexLogic™ operands of a given element are 4 ms faster. This should be taken into account when using FlexLogic™ to interconnect with other protection or control elements of the relay, building FlexLogic™ equations, or interfacing with other IEDs or power system devices via communications or different output contacts.

PHASE DISTANCE

Characteristic: Dynamic (100% memory-polarized) MHO or QUAD
Number of Zones: 1
Directionality: reversible
Reach (secondary Ω): 0.02 to 250.00 Ω in steps of 0.01
Reach accuracy: ±5% including the effect of CVT transients up to an SIR of 30
Distance:
  Characteristic angle: 30 to 90° in steps of 1
  Comparator limit angle: 30 to 90° in steps of 1
Directional supervision:
  Characteristic angle: 30 to 90° in steps of 1
  Limit angle: 30 to 90° in steps of 1
Right blinder (Quad only):
  Reach: 0.02 to 500 Ω in steps of 0.01
  Characteristic angle: 60 to 90° in steps of 1
Left Blinder (Quad only):
  Reach: 0.02 to 500 Ω in steps of 0.01
  Characteristic angle: 60 to 90° in steps of 1
Time delay: 0.000 to 65.535 s in steps of 0.001
Timing accuracy: ±3% or 4 ms, whichever is greater
Current supervision:
  Level: line-to-line current
  Pickup: 0.050 to 30.000 pu in steps of 0.001
  Dropout: 97 to 98%
Memory duration: 5 to 25 cycles in steps of 1
VT location: all delta-wye and wye-delta transformers
CT location: all delta-wye and wye-delta transformers
Voltage supervision pickup (series compensation applications): 0 to 5.000 pu in steps of 0.001
Operation time: 1 to 1.5 cycles (typical)
Reset time: 1 power cycle (typical)

GROUND DISTANCE

Characteristic: Dynamic (100% memory-polarized) MHO, or QUAD
Number of zones: 1
Directionality: reversible
Reach (secondary Ω): 0.02 to 250.00 Ω in steps of 0.01
Reach accuracy: ±5% including the effect of CVT transients up to an SIR of 30
Distance characteristic angle: 30 to 90° in steps of 1
Distance comparator limit angle: 30 to 90° in steps of 1
Directional supervision:
  Characteristic angle: 30 to 90° in steps of 1
  Limit angle: 30 to 90° in steps of 1
Zero-sequence compensation
  Z0/Z1 magnitude: 0.50 to 7.00 in steps of 0.01
  Z0/Z1 angle: –90 to 90° in steps of 1
Zero-sequence mutual compensation
  Z0M/Z1 magnitude: 0.00 to 7.00 in steps of 0.01
  Z0M/Z1 angle: –90 to 90° in steps of 1
Right blinder (Quad only):
  Reach: 0.02 to 500 Ω in steps of 0.01
  Characteristic angle: 60 to 90° in steps of 1
Left blinder (Quad only):
  Reach: 0.02 to 500 Ω in steps of 0.01
  Characteristic angle: 60 to 90° in steps of 1
Time delay: 0.000 to 65.535 s in steps of 0.001
Timing accuracy: ±3% or 4 ms, whichever is greater
Current supervision:
  Level: neutral current (3I_0)
  Pickup: 0.050 to 30.000 pu in steps of 0.001
  Dropout: 97 to 98%
Memory duration: 5 to 25 cycles in steps of 1
Voltage supervision pickup (series compensation applications): 0 to 5.000 pu in steps of 0.001
Operation time: 1 to 1.5 cycles (typical)
Reset time: 1 power cycle (typical)

LINE PICKUP

Phase IOC: 0.000 to 30.000 pu
Undervoltage pickup: 0.000 to 3.000 pu
Overvoltage delay: 0.000 to 65.535 s

LINE CURRENT DIFFERENTIAL (87L)

Application: 2 or 3 terminal line, series compensated line, tapped line, with charging current compensation
Pickup current level: 0.20 to 4.00 pu in steps of 0.01
CT Tap (CT mismatch factor): 0.20 to 5.00 in steps of 0.01
Slope # 1: 1 to 50%
Slope # 2: 1 to 70%
Breakpoint between slopes: 0.0 to 20.0 pu in steps of 0.1
DTT: Direct Transfer Trip (1 and 3 pole) to remote L90
Operating Time: 1.0 to 1.5 power cycles duration
Asymmetrical channel delay compensation using GPS: asymmetry up to 10 ms

LINE CURRENT DIFFERENTIAL TRIP LOGIC

87L trip: Adds security for trip decision; creates 1 and 3 pole trip logic
DTT: Engaged Direct Transfer Trip (1 and 3 pole) from remote L90
DD: Sensitive Disturbance Detector to detect fault occurrence
Stub bus protection: Security for ring bus and 1½ breaker configurations
Open pole detector: Security for sequential and evolving faults

PHASE/NEUTRAL/GROUND TOC

Current: Phasor or RMS
Pickup level: 0.000 to 30.000 pu in steps of 0.001
Dropout level: 97% to 98% of Pickup
Level accuracy:
for 0.1 to 2.0 × CT: ±0.5% of reading or ±1% of rated (whichever is greater)
for > 2.0 × CT: ±1.5% of reading > 2.0 × CT rating
Curve shapes: IEEE Moderately/Very/Extremely Inverse; IEC (and BS) A/B/C and Short Inverse; GE IAC Inverse, Short/Very/Extremely Inverse; I^2t; FlexCurves™ (programmable); Definite Time (0.01 s base curve)
Curve multiplier: Time Dial = 0.00 to 600.00 in steps of 0.01
Reset type: Instantaneous/Timed (per IEEE)
Timing accuracy: Operate at > 1.03 × actual Pickup ±3.5% of operate time or ±½ cycle (whichever is greater)

PHASE/NEUTRAL/GROUND IOC

Pickup level: 0.000 to 30.000 pu in steps of 0.001
Dropout level: 97 to 98% of pickup
Level accuracy:
0.1 to 2.0 × CT rating: ±0.5% of reading or ±1% of rated (whichever is greater)
> 2.0 × CT rating ±1.5% of reading
Overreach: <2%
Pickup delay: 0.00 to 600.00 s in steps of 0.01
Reset delay: 0.00 to 600.00 s in steps of 0.01
Operate time: <20 ms at 3 × Pickup at 60 Hz
Timing accuracy: Operate at 1.5 × Pickup ±3% or ±4 ms (whichever is greater)

NEGATIVE SEQUENCE TOC

Current: Phasor
Pickup level: 0.000 to 30.000 pu in steps of 0.001
Dropout level: 97% to 98% of Pickup
Level accuracy: ±0.5% of reading or ±1% of rated (whichever is greater) from 0.1 to 2.0 x CT rating ±1.5% of reading > 2.0 x CT rating
Curve shapes: IEEE Moderately/Very/Extremely Inverse; IEC (and BS) A/B/C and Short Inverse; GE IAC Inverse, Short/Very/Extremely Inverse; I^2t; FlexCurves™ (programmable); Definite Time (0.01 s base curve)
Curve multiplier (Time dial): 0.00 to 600.00 in steps of 0.01
Reset type: Instantaneous/Timed (per IEEE) and Linear
Timing accuracy: Operate at > 1.03 × Actual Pickup ±3.5% of operate time or ±½ cycle (whichever is greater)

NEGATIVE SEQUENCE IOC

Current: Phasor
Pickup level: 0.000 to 30.000 pu in steps of 0.001
Dropout level: 97 to 98% of Pickup
Level accuracy:
0.1 to 2.0 × CT rating: ±0.5% of reading or ±1% of rated (whichever is greater)
> 2.0 × CT rating: ±1.5% of reading
Overreach: < 2%
Pickup delay: 0.00 to 600.00 s in steps of 0.01
Reset delay: 0.00 to 600.00 s in steps of 0.01
Operate time: < 20 ms at 3 × Pickup at 60 Hz
Timing accuracy: Operate at 1.5 × Pickup ±3% or ± 4 ms (whichever is greater)

PHASE DIRECTIONAL OVERCURRENT

Relay connection: 90° (quadrature)
Quadrature voltage:
ABC phase seq.: phase A (V_{BC}), phase B (V_{CA}), phase C (V_{AB})
ACB phase seq.: phase A (V_{CB}), phase B (V_{AC}), phase C (V_{BA})
Polarizing voltage threshold: 0.000 to 3.000 pu in steps of 0.001
Current sensitivity threshold: 0.05 pu
Characteristic angle: 0 to 359° in steps of 1
Angle accuracy: ±2°
Operation time (FlexLogic™ operands):
Tripping (reverse load, forward fault):< 12 ms, typically
Blocking (forward load, reverse fault):< 8 ms, typically

NEUTRAL DIRECTIONAL OVERCURRENT

Directionality: Co-existing forward and reverse
Polarizing: Voltage, Current, Dual
Polarizing voltage: V_0 or VX
Polarizing current: IG
Operating current: I_0
Level sensing: 3 × (|I_0| – *K* × |I_1|), *K* = 0.0625; IG
Characteristic angle: –90 to 90° in steps of 1
Limit angle: 40 to 90° in steps of 1, independent for forward and reverse
Angle accuracy: ±2°
Offset impedance: 0.00 to 250.00 Ω in steps of 0.01
Pickup level: 0.002 to 30.000 pu in steps of 0.01
Dropout level: 97 to 98%
Operation time: < 16 ms at 3 × Pickup at 60 Hz

NEGATIVE SEQUENCE DIRECTIONAL OC

Directionality:	Co-existing forward and reverse
Polarizing:	Voltage
Polarizing voltage:	V_2
Operating current:	I_2
Level sensing:	
Zero-sequence:	|I_0| – K × |I_1|, K = 0.0625
Negative-sequence:	|I_2| – K × |I_1|, K = 0.125
Characteristic angle:	0 to 90° in steps of 1
Limit angle:	40 to 90° in steps of 1, independent for forward and reverse
Angle accuracy:	±2°
Offset impedance:	0.00 to 250.00 Ω in steps of 0.01
Pickup level:	0.05 to 30.00 pu in steps of 0.01
Dropout level:	97 to 98%
Operation time:	< 16 ms at 3 × Pickup at 60 Hz

PHASE UNDERVOLTAGE

Voltage:	Phasor only
Pickup level:	0.000 to 3.000 pu in steps of 0.001
Dropout level:	102 to 103% of Pickup
Level accuracy:	±0.5% of reading from 10 to 208 V
Curve shapes:	GE IAV Inverse; Definite Time (0.1s base curve)
Curve multiplier:	Time Dial = 0.00 to 600.00 in steps of 0.01
Timing accuracy:	Operate at < 0.90 × Pickup ±3.5% of operate time or ±4 ms (whichever is greater)

AUXILIARY UNDERVOLTAGE

Pickup level:	0.000 to 3.000 pu in steps of 0.001
Dropout level:	102 to 103% of pickup
Level accuracy:	±0.5% of reading from 10 to 208 V
Curve shapes:	GE IAV Inverse, Definite Time
Curve multiplier:	Time Dial = 0 to 600.00 in steps of 0.01
Timing accuracy:	±3% of operate time or ±4 ms (whichever is greater)

PHASE OVERVOLTAGE

Voltage:	Phasor only
Pickup level:	0.000 to 3.000 pu in steps of 0.001
Dropout level:	97 to 98% of Pickup
Level accuracy:	±0.5% of reading from 10 to 208 V
Pickup delay:	0.00 to 600.00 in steps of 0.01 s
Operate time:	< 30 ms at 1.10 × Pickup at 60 Hz
Timing accuracy:	±3% or ±4 ms (whichever is greater)

NEUTRAL OVERVOLTAGE

Pickup level:	0.000 to 1.250 pu in steps of 0.001
Dropout level:	97 to 98% of Pickup
Level accuracy:	±0.5% of reading from 10 to 208 V
Pickup delay:	0.00 to 600.00 s in steps of 0.01
Reset delay:	0.00 to 600.00 s in steps of 0.01
Timing accuracy:	±3% or ±4 ms (whichever is greater)
Operate time:	< 30 ms at 1.10 × Pickup at 60 Hz

AUXILIARY OVERVOLTAGE

Pickup level:	0.000 to 3.000 pu in steps of 0.001
Dropout level:	97 to 98% of Pickup
Level accuracy:	±0.5% of reading from 10 to 208 V
Pickup delay:	0 to 600.00 s in steps of 0.01
Reset delay:	0 to 600.00 s in steps of 0.01
Timing accuracy:	±3% of operate time or ±4 ms (whichever is greater)
Operate time:	< 30 ms at 1.10 × pickup at 60 Hz

BREAKER FAILURE

Mode:	1-pole, 3-pole
Current supervision:	Phase, Neutral Current
Current supv. pickup:	0.001 to 30.000 pu in steps of 0.001
Current supv. dropout:	97 to 98% of Pickup
Current supv. accuracy:	
0.1 to 2.0 × CT rating:	±0.75% of reading or ±2% of rated (whichever is greater)
above 2 × CT rating:	±2.5% of reading

SYNCHROCHECK

Max voltage difference:	0 to 100000 V in steps of 1
Max angle difference:	0 to 100° in steps of 1
Max freq. difference:	0.00 to 2.00 Hz in steps of 0.01
Hysteresis for max. freq. diff.:	0.00 to 0.10 Hz in steps of 0.01
Dead source function:	None, LV1 & DV2, DV1 & LV2, DV1 or DV2, DV1 xor DV2, DV1 & DV2 (L = Live, D = Dead)

AUTORECLOSURE

Single breaker applications, 3-pole tripping schemes

Up to 4 reclose attempts before lockout

Independent dead time setting before each shot

Possibility of changing protection settings after each shot with FlexLogic™

PILOT-AIDED SCHEMES

Permissive Overreaching Transfer Trip (POTT)

POWER SWING DETECT

Functions:	Power swing block, Out-of-step trip
Characteristic:	Mho or Quad
Measured impedance:	Positive-sequence
Blocking / tripping modes:	2-step or 3-step
Tripping mode:	Early or Delayed
Current supervision:	
Pickup level:	0.050 to 30.000 pu in steps of 0.001
Dropout level:	97 to 98% of Pickup

Fwd / reverse reach (sec. Ω): 0.10 to 500.00 Ω in steps of 0.01

Left and right blinders (sec. Ω): 0.10 to 500.00 Ω in steps of 0.01

Impedance accuracy:	±5%

Fwd / reverse angle impedances: 40 to 90° in steps of 1

Angle accuracy:	±2°

Characteristic limit angles: 40 to 140° in steps of 1

Timers:	0.000 to 65.535 s in steps of 0.001
Timing accuracy:	±3% or 4 ms, whichever is greater

LOAD ENCROACHMENT

Responds to:	Positive-sequence quantities
Minimum voltage:	0.000 to 3.000 pu in steps of 0.001
Reach (sec. Ω):	0.02 to 250.00 Ω in steps of 0.01
Impedance accuracy:	±5%
Angle:	5 to 50° in steps of 1
Angle accuracy:	±2°
Pickup delay:	0 to 65.535 s in steps of 0.001
Reset delay:	0 to 65.535 s in steps of 0.001
Time accuracy:	±3% or ±4 ms, whichever is greater
Operate time:	< 30 ms at 60 Hz

OPEN POLE DETECTOR

Detects an open pole condition, monitoring breaker auxiliary contacts, the current in each phase and optional voltages on the line

Current pickup level:	0.000 to 30.000 pu in steps of 0.001
Current dropout level:	Pickup + 3%, not less than 0.05 pu

2.4.2 USER-PROGRAMMABLE ELEMENTS

FLEXLOGIC™

Programming language:	Reverse Polish Notation with graphical visualization (keypad programmable)
Lines of code:	512
Internal variables:	64
Supported operations:	NOT, XOR, OR (2 to 16 inputs), AND (2 to 16 inputs), NOR (2 to 16 inputs), NAND (2 to 16 inputs), Latch (Reset dominant), Edge Detectors, Timers
Inputs:	any logical variable, contact, or virtual input
Number of timers:	32
Pickup delay:	0 to 60000 (ms, sec., min.) in steps of 1
Dropout delay:	0 to 60000 (ms, sec., min.) in steps of 1

FLEXCURVES™

Number:	4 (A through D)
Reset points:	40 (0 through 1 of pickup)
Operate points:	80 (1 through 20 of pickup)
Time delay:	0 to 65535 ms in steps of 1

FLEX STATES

Number:	up to 256 logical variables grouped under 16 Modbus addresses
Programmability:	any logical variable, contact, or virtual input

FLEXELEMENTS™

Number of elements:	8
Operating signal:	any analog actual value, or two values in differential mode
Operating signal mode:	Signed or Absolute Value
Operating mode:	Level, Delta
Comparator direction:	Over, Under
Pickup Level:	–30.000 to 30.000 pu in steps of 0.001
Hysteresis:	0.1 to 50.0% in steps of 0.1
Delta dt:	20 ms to 60 days
Pickup & dropout delay:	0.000 to 65.535 s in steps of 0.001

NON-VOLATILE LATCHES

Type:	Set-dominant or Reset-dominant
Number:	16 (individually programmed)
Output:	Stored in non-volatile memory
Execution sequence:	As input prior to protection, control, and FlexLogic™

USER-PROGRAMMABLE LEDs

Number:	48 plus Trip and Alarm
Programmability:	from any logical variable, contact, or virtual input
Reset mode:	Self-reset or Latched

LED TEST

Initiation:	from any digital input or user-programmable condition
Number of tests:	3, interruptible at any time
Duration of full test:	approximately 3 minutes
Test sequence 1:	all LEDs on
Test sequence 2:	all LEDs off, one LED at a time on for 1 s
Test sequence 3:	all LEDs on, one LED at a time off for 1 s

USER-DEFINABLE DISPLAYS

Number of displays:	16
Lines of display:	2 × 20 alphanumeric characters
Parameters:	up to 5, any Modbus register addresses
Invoking and scrolling:	keypad, or any user-programmable condition, including pushbuttons

CONTROL PUSHBUTTONS

Number of pushbuttons:	7
Operation:	drive FlexLogic™ operands

USER-PROGRAMMABLE PUSHBUTTONS (OPTIONAL)

Number of pushbuttons:	12
Mode:	Self-Reset, Latched
Display message:	2 lines of 20 characters each

SELECTOR SWITCH

Number of elements:	2
Upper position limit:	1 to 7 in steps of 1
Selecting mode:	Time-out or Acknowledge
Time-out timer:	3.0 to 60.0 s in steps of 0.1
Control inputs:	step-up and 3-bit
Power-up mode:	restore from non-volatile memory or synchronize to a 3-bit control input or Synch/Restore mode

2.4.3 MONITORING

OSCILLOGRAPHY

Maximum records: 64

Sampling rate: 64 samples per power cycle

Triggers: Any element pickup, dropout or operate
Digital input change of state
Digital output change of state
FlexLogic™ equation

Data: AC input channels
Element state
Digital input state
Digital output state

Data storage: In non-volatile memory

EVENT RECORDER

Capacity: 1024 events

Time-tag: to 1 microsecond

Triggers: Any element pickup, dropout or operate
Digital input change of state
Digital output change of state
Self-test events

Data storage: In non-volatile memory

DATA LOGGER

Number of channels: 1 to 16

Parameters: Any available analog actual value

Sampling rate: 1 sec.; 1, 5, 10, 15, 20, 30, 60 min.

Storage capacity: (NN is dependent on memory)

1-second rate: 01 channel for NN days
16 channels for NN days

↓ ↓

60-minute rate: 01 channel for NN days
16 channels for NN days

FAULT LOCATOR

Method: Single-ended

Maximum accuracy if: Fault resistance is zero or fault currents from all line terminals are in phase

Relay accuracy: ±1.5% (V > 10 V, I > 0.1 pu)

Worst-case accuracy:

$VT_{\%error}$ + (user data)
$CT_{\%error}$ + (user data)
$Z_{Line\%error}$ + (user data)
$METHOD_{\%error}$ + (Chapter 6)
$RELAY\ ACCURACY_{\%error}$ + (1.5%)

2.4.4 METERING

RMS CURRENT: PHASE, NEUTRAL, AND GROUND

Accuracy at
0.1 to 2.0 × CT rating: ±0.25% of reading or ±0.1% of rated (whichever is greater)
> 2.0 × CT rating: ±1.0% of reading

RMS VOLTAGE

Accuracy: ±0.5% of reading from 10 to 208 V

REAL POWER (WATTS)

Accuracy: ±1.0% of reading at
–0.8 < PF ≤ –1.0 and 0.8 < PF ≤ 1.0

REACTIVE POWER (VARS)

Accuracy: ±1.0% of reading at –0.2 ≤ PF ≤ 0.2

APPARENT POWER (VA)

Accuracy: ±1.0% of reading

WATT-HOURS (POSITIVE AND NEGATIVE)

Accuracy: ±2.0% of reading

Range: ±0 to 2×10^9 MWh

Parameters: 3-phase only

Update rate: 50 ms

VAR-HOURS (POSITIVE AND NEGATIVE)

Accuracy: ±2.0% of reading

Range: ±0 to 2×10^9 Mvarh

Parameters: 3-phase only

Update rate: 50 ms

FREQUENCY

Accuracy at
V = 0.8 to 1.2 pu: ±0.01 Hz (when voltage signal is used for frequency measurement)
I = 0.1 to 0.25 pu: ±0.05 Hz
I > 0.25 pu: ±0.02 Hz (when current signal is used for frequency measurement)

DEMAND

Measurements: Phases A, B, and C present and maximum measured currents
3-Phase Power (P, Q, and S) present and maximum measured currents

Accuracy: ±2.0%

2.4.5 INPUTS

AC CURRENT

CT rated primary: 1 to 50000 A
CT rated secondary: 1 A or 5 A by connection
Nominal frequency: 20 to 65 Hz
Relay burden: < 0.2 VA at rated secondary
Conversion range:
Standard CT: 0.02 to 46 × CT rating RMS symmetrical
Sensitive Ground module: 0.002 to 4.6 × CT rating RMS symmetrical
Current withstand: 20 ms at 250 times rated
1 sec. at 100 times rated
continuous at 3 times rated

AC VOLTAGE

VT rated secondary: 50.0 to 240.0 V
VT ratio: 1.00 to 24000.00
Nominal frequency: 20 to 65 Hz
For the L90, the nominal system frequency should be chosen as 50 Hz or 60 Hz only.
Relay burden: < 0.25 VA at 120 V
Conversion range: 1 to 275 V
Voltage withstand: continuous at 260 V to neutral
1 min./hr at 420 V to neutral

CONTACT INPUTS

Dry contacts: 1000 Ω maximum
Wet contacts: 300 V DC maximum
Selectable thresholds: 17 V, 33 V, 84 V, 166 V
Recognition time: < 1 ms
Debounce timer: 0.0 to 16.0 ms in steps of 0.5

DCMA INPUTS

Current input (mA DC): 0 to –1, 0 to +1, –1 to +1, 0 to 5, 0 to 10, 0 to 20, 4 to 20 (programmable)
Input impedance: 379 Ω ±10%
Conversion range: –1 to + 20 mA DC
Accuracy: ±0.2% of full scale
Type: Passive

RTD INPUTS

Types (3-wire): 100 Ω Platinum, 100 & 120 Ω Nickel, 10 Ω Copper
Sensing current: 5 mA
Range: –50 to +250°C
Accuracy: ±2°C
Isolation: 36 V pk-pk

IRIG-B INPUT

Amplitude modulation: 1 to 10 V pk-pk
DC shift: TTL
Input impedance: 22 kΩ

REMOTE INPUTS (MMS GOOSE)

Number of input points: 32, configured from 64 incoming bit pairs
Number of remote devices:16
Default states on loss of comms.: On, Off, Latest/Off, Latest/On

2.4.6 POWER SUPPLY

LOW RANGE

Nominal DC voltage: 24 to 48 V at 3 A
Min/max DC voltage: 20 / 60 V
NOTE: Low range is DC only.

HIGH RANGE

Nominal DC voltage: 125 to 250 V at 0.7 A
Min/max DC voltage: 88 / 300 V
Nominal AC voltage: 100 to 240 V at 50/60 Hz, 0.7 A
Min/max AC voltage: 88 / 265 V at 48 to 62 Hz

ALL RANGES

Volt withstand: 2 × Highest Nominal Voltage for 10 ms
Voltage loss hold-up: 50 ms duration at nominal
Power consumption: Typical = 35 VA; Max. = 75 VA

INTERNAL FUSE

RATINGS
Low range power supply: 7.5 A / 600 V
High range power supply: 5 A / 600 V
INTERRUPTING CAPACITY
AC: 100 000 A RMS symmetrical
DC: 10 000 A

2.4.7 OUTPUTS

FORM-A RELAY

Make and carry for 0.2 s: 30 A as per ANSI C37.90
Carry continuous: 6 A
Break at L/R of 40 ms: 0.25 A DC max. at 48 V
0.10 A DC max. at 125 V
Operate time: < 4 ms
Contact material: Silver alloy

LATCHING RELAY

Make and carry for 0.2 s: 30 A as per ANSI C37.90
Carry continuous: 6 A
Break at L/R of 40 ms: 0.25 A DC max.
Operate time: < 4 ms
Contact material: Silver alloy
Control: separate operate and reset inputs
Control mode: operate-dominant or reset-dominant

FORM-A VOLTAGE MONITOR

Applicable voltage: approx. 15 to 250 V DC
Trickle current: approx. 1 to 2.5 mA

FORM-A CURRENT MONITOR

Threshold current: approx. 80 to 100 mA

FORM-C AND CRITICAL FAILURE RELAY

Make and carry for 0.2 s: 10 A
Carry continuous: 6 A
Break at L/R of 40 ms: 0.25 A DC max. at 48 V
0.10 A DC max. at 125 V
Operate time: < 8 ms
Contact material: Silver alloy

FAST FORM-C RELAY

Make and carry: 0.1 A max. (resistive load)
Minimum load impedance:

INPUT VOLTAGE	IMPEDANCE	
	2 W RESISTOR	1 W RESISTOR
250 V DC	20 KΩ	50 KΩ
120 V DC	5 KΩ	2 KΩ
48 V DC	2 KΩ	2 KΩ
24 V DC	2 KΩ	2 KΩ

Note: values for 24 V and 48 V are the same due to a required 95% voltage drop across the load impedance.

Operate time: < 0.6 ms
INTERNAL LIMITING RESISTOR:
Power: 2 watts
Resistance: 100 ohms

CONTROL POWER EXTERNAL OUTPUT (FOR DRY CONTACT INPUT)

Capacity: 100 mA DC at 48 V DC
Isolation: ±300 Vpk

REMOTE OUTPUTS (MMS GOOSE)

Standard output points: 32
User output points: 32

2.4.8 COMMUNICATIONS

RS232

Front port: 19.2 kbps, Modbus® RTU

RS485

1 or 2 rear ports: Up to 115 kbps, Modbus® RTU, isolated together at 36 Vpk
Typical distance: 1200 m

ETHERNET PORT

10Base-F: 820 nm, multi-mode, supports half-duplex/full-duplex fiber optic with ST connector
Redundant 10Base-F: 820 nm, multi-mode, half-duplex/full-duplex fiber optic with ST connector
10Base-T: RJ45 connector
Power budget: 10 db
Max optical Ip power: –7.6 dBm
Typical distance: 1.65 km
SNTP clock synchronization error: <10 ms (typical)

2.4.9 INTER-RELAY COMMUNICATIONS

SHIELDED TWISTED-PAIR INTERFACE OPTIONS

INTERFACE TYPE	TYPICAL DISTANCE
RS422	1200 m
G.703	100 m

NOTE **RS422 distance is based on transmitter power and does not take into consideration the clock source provided by the user.**

LINK POWER BUDGET

EMITTER, FIBER TYPE	TRANSMIT POWER	RECEIVED SENSITIVITY	POWER BUDGET
820 nm LED, Multimode	–20 dBm	–30 dBm	10 dB
1300 nm LED, Multimode	–21 dBm	–30 dBm	9 dB
1300 nm ELED, Singlemode	–21 dBm	–30 dBm	9 dB
1300 nm Laser, Singlemode	–1 dBm	–30 dBm	29 dB
1550 nm Laser, Singlemode	+5 dBm	–30 dBm	35 dB

NOTE **These Power Budgets are calculated from the manufacturer's worst-case transmitter power and worst case receiver sensitivity.**

MAXIMUM OPTICAL INPUT POWER

EMITTER, FIBER TYPE	MAX. OPTICAL INPUT POWER
820 nm LED, Multimode	–7.6 dBm
1300 nm LED, Multimode	–11 dBm
1300 nm ELED, Singlemode	–14 dBm
1300 nm Laser, Singlemode	–14 dBm
1550 nm Laser, Singlemode	–14 dBm

TYPICAL LINK DISTANCE

EMITTER TYPE	FIBER TYPE	CONNECTOR TYPE	TYPICAL DISTANCE
820 nm LED	Multimode	ST	1.65 km
1300 nm LED	Multimode	ST	3.8 km
1300 nm ELED	Singlemode	ST	11.4 km
1300 nm Laser	Singlemode	ST	64 km
1550 nm Laser	Singlemode	ST	105 km

NOTE **Typical distances listed are based on the following assumptions for system loss. As actual losses will vary from one installation to another, the distance covered by your system may vary.**

CONNECTOR LOSSES (TOTAL OF BOTH ENDS)

ST connector 2 dB

FIBER LOSSES

820 nm multimode 3 dB/km
1300 nm multimode 1 dB/km
1300 nm singlemode 0.35 dB/km
1550 nm singlemode 0.25 dB/km
Splice losses: One splice every 2 km, at 0.05 dB loss per splice.

SYSTEM MARGIN

3 dB additional loss added to calculations to compensate for all other losses.

Compensated difference in transmitting and receiving (channel asymmetry) channel delays using GPS satellite clock: 10 ms

2.4.10 ENVIRONMENTAL

OPERATING TEMPERATURES

Cold: IEC 60068-2-1, 16 h at –40°C
Dry Heat: IEC 60068-2-2, 16 h at +85°C

OTHER

Humidity (noncondensing): IEC 60068-2-30, 95%, Variant 1, 6 days
Altitude: Up to 2000 m
Installation Category: II

2.4.11 TYPE TESTS

Electrical fast transient: ANSI/IEEE C37.90.1
IEC 61000-4-4
IEC 60255-22-4

Oscillatory transient: ANSI/IEEE C37.90.1
IEC 61000-4-12

Insulation resistance: IEC 60255-5

Dielectric strength: IEC 60255-6
ANSI/IEEE C37.90

Electrostatic discharge: EN 61000-4-2

Surge immunity: EN 61000-4-5

RFI susceptibility: ANSI/IEEE C37.90.2
IEC 61000-4-3
IEC 60255-22-3
Ontario Hydro C-5047-77

Conducted RFI: IEC 61000-4-6

Voltage dips/interruptions/variations:
IEC 61000-4-11
IEC 60255-11

Power frequency magnetic field immunity:
IEC 61000-4-8

Vibration test (sinusoidal): IEC 60255-21-1

Shock and bump: IEC 60255-21-2

NOTE **Type test report available upon request.**

2.4.12 PRODUCTION TESTS

THERMAL

Products go through an environmental test based upon an Accepted Quality Level (AQL) sampling process.

2.4.13 APPROVALS

APPROVALS

UL Listed for the USA and Canada

CE:
LVD 73/23/EEC: IEC 1010-1
EMC 81/336/EEC: EN 50081-2, EN 50082-2

2.4.14 MAINTENANCE

MOUNTING

Attach mounting brackets using 20 inch-pounds (±2 inch-pounds) of torque.

CLEANING

Normally, cleaning is not required; but for situations where dust has accumulated on the faceplate display, a dry cloth can be used.

3.1.1 PANEL CUTOUT

The relay is available as a 19-inch rack horizontal mount unit or as a reduced size (¾) vertical mount unit, with a removable faceplate. The modular design allows the relay to be easily upgraded or repaired by a qualified service person. The faceplate is hinged to allow easy access to the removable modules, and is itself removable to allow mounting on doors with limited rear depth. There is also a removable dust cover that fits over the faceplate, which must be removed when attempting to access the keypad or RS232 communications port.

The vertical and horizontal case dimensions are shown below, along with panel cutout details for panel mounting. When planning the location of your panel cutout, ensure that provision is made for the faceplate to swing open without interference to or from adjacent equipment.

The relay must be mounted such that the faceplate sits semi-flush with the panel or switchgear door, allowing the operator access to the keypad and the RS232 communications port. The relay is secured to the panel with the use of four screws supplied with the relay.



Figure 3–1: L90 VERTICAL MOUNTING AND DIMENSIONS



Figure 3–2: L90 VERTICAL SIDE MOUNTING INSTALLATION



Figure 3–3: L90 VERTICAL SIDE MOUNTING REAR DIMENSIONS



Figure 3–4: L90 HORIZONTAL MOUNTING AND DIMENSIONS

3.1.2 MODULE WITHDRAWAL AND INSERTION

Module withdrawal and insertion may only be performed when control power has been removed from the unit. Inserting an incorrect module type into a slot may result in personal injury, damage to the unit or connected equipment, or undesired operation!

Proper electrostatic discharge protection (i.e. a static strap) must be used when coming in contact with modules while the relay is energized!

The relay, being modular in design, allows for the withdrawal and insertion of modules. Modules must only be replaced with like modules in their original factory configured slots.

The faceplate can be opened to the left, once the sliding latch on the right side has been pushed up, as shown below. This allows for easy accessibility of the modules for withdrawal.



Figure 3–5: UR MODULE WITHDRAWAL/INSERTION

WITHDRAWAL: The ejector/inserter clips, located at the top and bottom of each module, must be pulled simultaneously to release the module for removal. Before performing this action, **control power must be removed from the relay**. Record the original location of the module to ensure that the same or replacement module is inserted into the correct slot. Modules with current input provide automatic shorting of external CT circuits.

INSERTION: Ensure that the **correct** module type is inserted into the **correct** slot position. The ejector/inserter clips located at the top and at the bottom of each module must be in the disengaged position as the module is smoothly inserted into the slot. Once the clips have cleared the raised edge of the chassis, engage the clips simultaneously. When the clips have locked into position, the module will be fully inserted.

Type 9C and 9D CPU modules are equipped with 10Base-T and 10Base-F Ethernet connectors for communications. These connectors must be individually disconnected from the module before it can be removed from the chassis.



Figure 3–6: REAR TERMINAL VIEW

Do not touch any rear terminals while the relay is energized!

WARNING

The relay follows a convention with respect to terminal number assignments which are three characters long assigned in order by module slot position, row number, and column letter. Two-slot wide modules take their slot designation from the first slot position (nearest to CPU module) which is indicated by an arrow marker on the terminal block. See the following figure for an example of rear terminal assignments.



Figure 3–7: EXAMPLE OF MODULES IN F & H SLOTS



Figure 3–8: TYPICAL WIRING DIAGRAM

This diagram is based on the following order code: L90-A00-HCL-F8A-H6G-L6D-N6K-S6C-U6H-W7A.

The purpose of this diagram is to provide an example of how the relay is typically wired, not specifically how to wire your own relay. Please refer to the following pages for examples to help you wire your relay correctly based on your own relay configuration and order code.

CAUTION

3.2.2 DIELECTRIC STRENGTH

The dielectric strength of UR module hardware is shown in the following table:

Table 3–1: DIELECTRIC STRENGTH OF UR MODULE HARDWARE

MODULE TYPE	MODULE FUNCTION	TERMINALS		DIELECTRIC STRENGTH (AC)
		FROM	TO	
1	Power Supply	High (+); Low (+); (–)	Chassis	2000 V AC for 1 minute [1]
1	Power Supply	48 V DC (+) and (–)	Chassis	2000 V AC for 1 minute [1]
1	Power Supply	Relay Terminals	Chassis	2000 V AC for 1 minute [1]
2	Reserved for Future	N/A	N/A	N/A
3	Reserved for Future	N/A	N/A	N/A
4	Reserved for Future	N/A	N/A	N/A
5	Analog I/O	All except 8b	Chassis	< 50 V DC
6	Digital I/O	All (See Precaution 2)	Chassis	2000 V AC for 1 minute
7R	L90 G.703	All except 2b, 3a, 7b, 8a	Chassis	2000 V AC for 1 minute
7T	L90 RS422	All except 6a, 7b, 8a	Chassis	< 50 V DC
8	CT/VT	All	Chassis	2000 V AC for 1 minute
9	CPU	All except 7b	Chassis	< 50 VDC

[1] See TEST PRECAUTION 1 below.

Filter networks and transient protection clamps are used in module hardware to prevent damage caused by high peak voltage transients, radio frequency interference (RFI) and electromagnetic interference (EMI). These protective components **can be damaged** by application of the ANSI/IEEE C37.90 specified test voltage for a period longer than the specified one minute. For testing of dielectric strength where the test interval may exceed one minute, always observe the following precautions:

1. The connection from ground to the Filter Ground (Terminal 8b) and Surge Ground (Terminal 8a) must be removed before testing.
2. Some versions of the digital I/O module have a Surge Ground connection on Terminal 8b. On these module types, this connection must be removed before testing.

3.2.3 CONTROL POWER

CONTROL POWER SUPPLIED TO THE RELAY MUST BE CONNECTED TO THE MATCHING POWER SUPPLY RANGE OF THE RELAY. IF THE VOLTAGE IS APPLIED TO THE WRONG TERMINALS, DAMAGE MAY OCCUR!

The L90 relay, like almost all electronic relays, contains electrolytic capacitors. These capacitors are well known to be subject to deterioration over time if voltage is not applied periodically. Deterioration can be avoided by powering the relays up once a year.

The power supply module can be ordered with either of two possible voltage ranges. Each range has a dedicated input connection for proper operation. The ranges are as shown below (see the Technical Specifications section for details):

- LO range: 24 to 48 V (DC only) nominal
- HI range: 125 to 250 V nominal

The power supply module provides power to the relay and supplies power for dry contact input connections.

The power supply module provides 48 V DC power for dry contact input connections and a critical failure relay (see the Typical Wiring Diagram earlier). The critical failure relay is a Form-C that will be energized once control power is applied and the relay has successfully booted up with no critical self-test failures. If on-going self-test diagnostic checks detect a critical failure (see the Self-Test Errors Table in Chapter 7) or control power is lost, the relay will de-energize.



Figure 3–9: CONTROL POWER CONNECTION

3.2.4 CT/VT MODULES

A CT/VT module may have voltage inputs on Channels 1 through 4 inclusive, or Channels 5 through 8 inclusive. Channels 1 and 5 are intended for connection to Phase A, and are labeled as such in the relay. Channels 2 and 6 are intended for connection to Phase B, and are labeled as such in the relay. Channels 3 and 7 are intended for connection to Phase C and are labeled as such in the relay. Channels 4 and 8 are intended for connection to a single phase source. If voltage, this channel is labelled the auxiliary voltage (VX). If current, this channel is intended for connection to a CT between a system neutral and ground, and is labelled the ground current (IG).

a) CT INPUTS

VERIFY THAT THE CONNECTION MADE TO THE RELAY NOMINAL CURRENT OF 1 A OR 5 A MATCHES THE SECONDARY RATING OF THE CONNECTED CTs. UNMATCHED CTs MAY RESULT IN EQUIPMENT DAMAGE OR INADEQUATE PROTECTION.

The CT/VT module may be ordered with a standard ground current input that is the same as the phase current inputs (Type 8A) or with a sensitive ground input (Type 8B) which is 10 times more sensitive (see the Technical Specifications section for more details). Each AC current input has an isolating transformer and an automatic shorting mechanism that shorts the input when the module is withdrawn from the chassis. There are no internal ground connections on the current inputs. Current transformers with 1 to 50000 A primaries and 1 A or 5 A secondaries may be used.

CT connections for both ABC and ACB phase rotations are identical as shown in the Typical Wiring Diagram.

The exact placement of a Zero Sequence CT so that ground fault current will be detected is shown below. Twisted pair cabling on the zero sequence CT is recommended.



Figure 3–10: ZERO-SEQUENCE CORE BALANCE CT INSTALLATION

b) VT INPUTS

The phase voltage channels are used for most metering and protection purposes. The auxiliary voltage channel is used as input for the Synchrocheck and Volts/Hertz features.



Figure 3–11: CT/VT MODULE WIRING

Wherever a tilde "~" symbol appears, substitute with the Slot Position of the module.

NOTE

Every digital input/output module has 24 terminal connections. They are arranged as 3 terminals per row, with 8 rows in total. A given row of three terminals may be used for the outputs of one relay. For example, for Form-C relay outputs, the terminals connect to the normally open (NO), normally closed (NC), and common contacts of the relay. For a Form-A output, there are options of using current or voltage detection for feature supervision, depending on the module ordered. The terminal configuration for contact inputs is different for the two applications. When a digital input/output module is ordered with contact inputs, they are arranged in groups of four and use two rows of three terminals. Ideally, each input would be totally isolated from any other input. However, this would require that every input have two dedicated terminals and limit the available number of contacts based on the available number of terminals. So, although each input is individually optically isolated, each group of four inputs uses a single common as a reasonable compromise. This allows each group of four outputs to be supplied by wet contacts from different voltage sources (if required) or a mix of wet and dry contacts.

The tables and diagrams on the following pages illustrate the module types (6A, etc.) and contact arrangements that may be ordered for the relay. Since an entire row is used for a single contact output, the name is assigned using the module slot position and row number. However, since there are two contact inputs per row, these names are assigned by module slot position, row number, and column position.

UR-SERIES FORM-A / SOLID STATE (SSR) OUTPUT CONTACTS:

Some Form-A/SSR outputs include circuits to monitor the DC voltage across the output contact when it is open, and the DC current through the output contact when it is closed. Each of the monitors contains a level detector whose output is set to logic “On = 1” when the current in the circuit is above the threshold setting. The voltage monitor is set to “On = 1” when the current is above about 1 to 2.5 mA, and the current monitor is set to “On = 1” when the current exceeds about 80 to 100 mA. The voltage monitor is intended to check the health of the overall trip circuit, and the current monitor can be used to seal-in the output contact until an external contact has interrupted current flow. The block diagrams of the circuits are below above for the Form-A outputs with:

a) optional voltage monitor
b) optional current monitor
c) with no monitoring



Figure 3–12: FORM-A /SOLID STATE CONTACT FUNCTIONS

The operation of voltage and current monitors is reflected with the corresponding FlexLogic™ operands (Cont Op # Von, Cont Op # Voff, Cont Op # Ion, and Cont Op # Ioff) which can be used in protection, control and alarm logic. The typical application of the voltage monitor is breaker trip circuit integrity monitoring; a typical application of the current monitor is seal-in of the control command. Refer to the *Digital Elements* section of Chapter 5 for an example of how Form-A/SSR contacts can be applied for breaker trip circuit integrity monitoring.

WARNING

Relay contacts must be considered unsafe to touch when the unit is energized! If the relay contacts need to be used for low voltage accessible applications, it is the customer's responsibility to ensure proper insulation levels!

NOTE

USE OF FORM-A/SSR OUTPUTS IN HIGH IMPEDANCE CIRCUITS

For Form-A/SSR output contacts internally equipped with a voltage measuring cIrcuit across the contact, the circuit has an impedance that can cause a problem when used in conjunction with external high input impedance monitoring equipment such as modern relay test set trigger circuits. These monitoring circuits may continue to read the Form-A contact as being closed after it has closed and subsequently opened, when measured as an impedance.

The solution to this problem is to use the voltage measuring trigger input of the relay test set, and connect the Form-A contact through a voltage-dropping resistor to a DC voltage source. If the 48 V DC output of the power supply is used as a source, a 500 Ω, 10 W resistor is appropriate. In this configuration, the voltage across either the Form-A contact or the resistor can be used to monitor the state of the output.

NOTE

Wherever a tilde "~" symbol appears, substitute with the Slot Position of the module; wherever a number sign "#" appears, substitute the contact number

NOTE

When current monitoring is used to seal-in the Form-A/SSR contact outputs, the FlexLogic™ operand driving the contact output should be given a reset delay of 10 ms to prevent damage of the output contact (in situations when the element initiating the contact output is bouncing, at values in the region of the pickup value).

Table 3–2: DIGITAL INPUT/OUTPUT MODULE ASSIGNMENTS

~6A I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-C
~4	Form-C
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6B I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-C
~4	Form-C
~5	Form-C
~6	Form-C
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6C I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1	Form-C
~2	Form-C
~3	Form-C
~4	Form-C
~5	Form-C
~6	Form-C
~7	Form-C
~8	Form-C

~6D I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1a, ~1c	2 Inputs
~2a, ~2c	2 Inputs
~3a, ~3c	2 Inputs
~4a, ~4c	2 Inputs
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6E I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-C
~2	Form-C
~3	Form-C
~4	Form-C
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6F I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1	Fast Form-C
~2	Fast Form-C
~3	Fast Form-C
~4	Fast Form-C
~5	Fast Form-C
~6	Fast Form-C
~7	Fast Form-C
~8	Fast Form-C

~6G I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6H I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5	Form-A
~6	Form-A
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6K I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1	Form-C
~2	Form-C
~3	Form-C
~4	Form-C
~5	Fast Form-C
~6	Fast Form-C
~7	Fast Form-C
~8	Fast Form-C

~6L I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-C
~4	Form-C
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6M I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-C
~4	Form-C
~5	Form-C
~6	Form-C
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6N I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6P I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5	Form-A
~6	Form-A
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6R I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-C
~4	Form-C
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6S I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-C
~4	Form-C
~5	Form-C
~6	Form-C
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6T I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5a, ~5c	2 Inputs
~6a, ~6c	2 Inputs
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~6U I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT OR INPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5	Form-A
~6	Form-A
~7a, ~7c	2 Inputs
~8a, ~8c	2 Inputs

~67 I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1	Form-A
~2	Form-A
~3	Form-A
~4	Form-A
~5	Form-A
~6	Form-A
~7	Form-A
~8	Form-A

~4A I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1	Not Used
~2	Solid-State
~3	Not Used
~4	Solid-State
~5	Not Used
~6	Solid-State
~7	Not Used
~8	Solid-State

~4B I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1	Not Used
~2	Solid-State
~3	Not Used
~4	Solid-State
~5	Not Used
~6	Solid-State
~7	Not Used
~8	Solid-State

~4C I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1	Not Used
~2	Solid-State
~3	Not Used
~4	Solid-State
~5	Not Used
~6	Solid-State
~7	Not Used
~8	Solid-State

~4L I/O MODULE	
TERMINAL ASSIGNMENT	OUTPUT
~1	2 Outputs
~2	2 Outputs
~3	2 Outputs
~4	2 Outputs
~5	2 Outputs
~6	2 Outputs
~7	2 Outputs
~8	Not Used



Figure 3–13: DIGITAL INPUT/OUTPUT MODULE WIRING (1 of 2)



Figure 3–14: DIGITAL INPUT/OUTPUT MODULE WIRING (2 of 2)

CAUTION

CORRECT POLARITY MUST BE OBSERVED FOR ALL CONTACT INPUT AND SOLID STATE OUTPUT CONNECTIONS FOR PROPER FUNCTIONALITY.

A dry contact has one side connected to Terminal B3b. This is the positive 48 V DC voltage rail supplied by the power supply module. The other side of the dry contact is connected to the required contact input terminal. Each contact input group has its own common (negative) terminal which must be connected to the DC negative terminal (B3a) of the power supply module. When a dry contact closes, a current of 1 to 3 mA will flow through the associated circuit.

A wet contact has one side connected to the positive terminal of an external DC power supply. The other side of this contact is connected to the required contact input terminal. If a wet contact is used, then the negative side of the external source must be connected to the relay common (negative) terminal of each contact group. The maximum external source voltage for this arrangement is 300 V DC.

The voltage threshold at which each group of four contact inputs will detect a closed contact input is programmable as 17 V DC for 24 V sources, 33 V DC for 48 V sources, 84 V DC for 110 to 125 V sources, and 166 V DC for 250 V sources.



Figure 3–15: DRY AND WET CONTACT INPUT CONNECTIONS

NOTE

Wherever a tilde "~" symbol appears, substitute with the Slot Position of the module.

Contact outputs may be ordered as Form-A or Form-C. The Form A contacts may be connected for external circuit supervision. These contacts are provided with voltage and current monitoring circuits used to detect the loss of DC voltage in the circuit, and the presence of DC current flowing through the contacts when the Form-A contact closes. If enabled, the current monitoring can be used as a seal-in signal to ensure that the Form-A contact does not attempt to break the energized inductive coil circuit and weld the output contacts.

NOTE

There is no provision in the relay to detect a DC ground fault on 48 V DC control power external output. We recommend using an external DC supply.

3.2.6 TRANSDUCER INPUTS/OUTPUTS

Transducer input/output modules can receive input signals from external dcmA output transducers (dcmA In) or resistance temperature detectors (RTD). Hardware and software is provided to receive signals from these external transducers and convert these signals into a digital format for use as required.

Every transducer input/output module has a total of 24 terminal connections. These connections are arranged as three terminals per row with a total of eight rows. A given row may be used for either inputs or outputs, with terminals in column "a" having positive polarity and terminals in column "c" having negative polarity. Since an entire row is used for a single input/output channel, the name of the channel is assigned using the module slot position and row number.

Each module also requires that a connection from an external ground bus be made to Terminal 8b. The figure below illustrates the transducer module types (5C, 5E, and 5F) and channel arrangements that may be ordered for the relay.

NOTE

Wherever a tilde "~" symbol appears, substitute with the Slot Position of the module.



Figure 3–16: TRANSDUCER I/O MODULE WIRING

3.2.7 RS232 FACEPLATE PORT

A 9-pin RS232C serial port is located on the relay's faceplate for programming with a portable (personal) computer. All that is required to use this interface is a personal computer running the EnerVista UR Setup software provided with the relay. Cabling for the RS232 port is shown in the following figure for both 9 pin and 25 pin connectors.

Note that the baud rate for this port is fixed at **19200 bps**.



Figure 3–17: RS232 FACEPLATE PORT CONNECTION

3.2.8 CPU COMMUNICATION PORTS

a) OPTIONS

In addition to the RS232 port on the faceplate, the relay provides the user with two additional communication port(s) depending on the CPU module installed.

CPU TYPE	COM1	COM2
9A	RS485	RS485
9C	10Base-F and 10Base-T	RS485
9D	Redundant 10Base-F	RS485



Figure 3–18: CPU MODULE COMMUNICATIONS WIRING

b) RS485 PORTS

RS485 data transmission and reception are accomplished over a single twisted pair with transmit and receive data alternating over the same two wires. Through the use of these port(s), continuous monitoring and control from a remote computer, SCADA system or PLC is possible.

To minimize errors from noise, the use of shielded twisted pair wire is recommended. Correct polarity must also be observed. For instance, the relays must be connected with all RS485 "+" terminals connected together, and all RS485 "–" terminals connected together. The COM terminal should be connected to the common wire inside the shield, when provided. To avoid loop currents, the shield should be grounded at one point only. Each relay should also be daisy chained to the next one in the link. A maximum of 32 relays can be connected in this manner without exceeding driver capability. For larger systems, additional serial channels must be added. It is also possible to use commercially available repeaters to increase the number of relays on a single channel to more than 32. Star or stub connections should be avoided entirely.

Lightning strikes and ground surge currents can cause large momentary voltage differences between remote ends of the communication link. For this reason, surge protection devices are internally provided at both communication ports. An isolated power supply with an optocoupled data interface also acts to reduce noise coupling. To ensure maximum reliability, all equipment should have similar transient protection devices installed.

Both ends of the RS485 circuit should also be terminated with an impedance as shown below.



Figure 3–19: RS485 SERIAL CONNECTION

c) 10BASE-F FIBER OPTIC PORT

CAUTION

ENSURE THE DUST COVERS ARE INSTALLED WHEN THE FIBER IS NOT IN USE. DIRTY OR SCRATCHED CONNECTORS CAN LEAD TO HIGH LOSSES ON A FIBER LINK.

CAUTION

OBSERVING ANY FIBER TRANSMITTER OUTPUT MAY CAUSE INJURY TO THE EYE.

The fiber optic communication ports allow for fast and efficient communications between relays at 10 Mbps. Optical fiber may be connected to the relay supporting a wavelength of 820 nanometers in multimode. Optical fiber is only available for CPU types 9C and 9D. The 9D CPU has a 10BaseF transmitter and receiver for optical fiber communications and a second pair of identical optical fiber transmitter and receiver for redundancy.

The optical fiber sizes supported include 50/125 µm, 62.5/125 µm and 100/140 µm. The fiber optic port is designed such that the response times will not vary for any core that is 100 µm or less in diameter. For optical power budgeting, splices are required every 1 km for the transmitter/receiver pair (the ST type connector contributes for a connector loss of 0.2 dB). When splicing optical fibers, the diameter and numerical aperture of each fiber must be the same. In order to engage or disengage the ST type connector, only a quarter turn of the coupling is required.

3.2.9 IRIG-B



Figure 3–20: IRIG-B CONNECTION

IRIG-B is a standard time code format that allows stamping of events to be synchronized among connected devices within 1 millisecond. The IRIG time code formats are serial, width-modulated codes which can be either DC level shifted or amplitude modulated (AM). Third party equipment is available for generating the IRIG-B signal; this equipment may use a GPS satellite system to obtain the time reference so that devices at different geographic locations can also be synchronized.

3.3.1 DESCRIPTION

The L90 relay requires a special communications module which is plugged into slot “W” for UR-Horizontal or slot “R” for UR-Vertical. This module is available in several varieties. Relay to relay channel communication is not the same as the 10Base-F interface (available as an option with the CPU module). Channel communication is used for sharing data among relays.

Table 3–3: CHANNEL COMMUNICATION OPTIONS

MODULE	SPECIFICATION
7A	820 nm, multi-mode, LED, 1 Channel
7B	1300 nm, multi-mode, LED, 1 Channel
7C	1300 nm, single-mode, ELED, 1 Channel
7D	1300 nm, single-mode, LASER, 1 Channel
7E	Channel 1: G.703; Channel 2: 820 nm, multi-mode, LED
7F	Channel 1: G.703; Channel 2: 1300 nm, multi-mode, LED
7G	Channel 1: G.703; Channel 2: 1300 nm, single-mode, ELED
7Q	Channel 1: G.703; Channel 2: 1300 nm, single-mode, LASER
7H	820 nm, multi-mode, LED, 2 Channels
7I	1300 nm, multi-mode, LED, 2 Channels
7J	1300 nm, single-mode, ELED, 2 Channels
7K	1300 nm, single-mode, LASER, 2 Channels
7L	Ch 1 - RS422, Ch 2 - 820 nm, multi-mode, LED
7M	Ch 1 - RS422, Ch 2 - 1300 nm, multi-mode, LED
7N	Ch 1 - RS422, Ch 2 - 1300 nm, single-mode, ELED
7P	Ch 1 - RS422, Ch 2 - 1300 nm, single-mode, LASER
7R	G.703, 1 Channel
7S	G.703, 2 Channels
7T	RS422, 1 Channel
7W	RS422, 2 Channels
72	1550 nm, single-mode, LASER, 1 Channel
73	1550 nm, single-mode, LASER, 2 Channel
74	Channel 1 - RS422; Channel 2 - 1550 nm, single-mode, LASER
75	Channel 1 - G.703; Channel 2 - 1550 nm, single-mode, LASER
76	IEEE C37.94, 820 nm, multi-mode, LED, 1 Channel
77	IEEE C37.94, 820 nm, multi-mode, LED, 2 Channels

The above table shows the various Channel Communication interfaces available for the L90 relay. All of the fiber modules use ST type connectors. For 2-Terminal applications, each L90 relay requires at least one communications channel.

NOTE

The L90 Current Differential Function must be “Enabled” for the Communications Module to work. Refer to SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ LINE DIFFERENTIAL ⇨ CURRENT DIFFERENTIAL menu.

NOTE

L90 fiber optic modules are designed for back-to-back connections of L90 relays only. These modules are not intended to used for connections to higher order systems.

CAUTION

OBSERVING ANY FIBER TRANSMITTER OUTPUT MAY CAUSE INJURY TO THE EYE.

3.3.2 FIBER: LED AND ELED TRANSMITTERS

The following figure shows the configuration for the 7A, 7B, 7C, 7H, 7I, and 7J fiber-only modules.



Figure 3–21: LED & ELED FIBER MODULES

3.3.3 FIBER-LASER TRANSMITTERS

The following figure shows the configuration for the 72, 73, 7D, and 7K fiber-laser module.



Figure 3–22: LASER FIBER MODULES

WARNING

When using a LASER Interface, attenuators may be necessary to ensure that you do not exceed Maximum Optical Input Power to the receiver.

a) DESCRIPTION

The following figure shows the 64K ITU G.703 co-directional interface configuration. For 2-Terminal configurations, channel 2 is not used.

AWG 22 twisted shielded pair is recommended for external connections, with the shield grounded at only at one end. Connecting the shield to Pin # X1a or X6a grounds the shield since these pins are internally connected to ground. Thus, if Pin # X1a or X6a is used, do not ground at the other end.

This interface module is protected by surge suppression devices.



Figure 3–23: G.703 INTERFACE CONFIGURATION

The following figure shows the typical pin interconnection between two G.703 interfaces. For the actual physical arrangement of these pins, see the Rear Terminal Assignments diagram earlier in this chapter. All pin interconnections are to be maintained for a connection to a multiplexer.



Figure 3–24: TYPICAL INTERCONNECTION BETWEEN TWO G.703 INTERFACES

NOTE

Pin nomenclature may differ from one manufacturer to another. Therefore, it is not uncommon to see pinouts numbered TxA, TxB, RxA and RxB. In such cases, it can be assumed that "A" is equivalent to "+" and "B" is equivalent to "–".

b) G.703 SELECTION SWITCH PROCEDURE

Step 1: Remove the G.703 module (7R or 7S):

The ejector/inserter clips located at the top and at the bottom of each module, must be pulled simultaneously in order to release the module for removal. Before performing this action, **control power must be removed from the relay**. The original location of the module should be recorded to help ensure that the same or replacement module is inserted into the correct slot.

Step 2: Remove the module cover screw.

Step 3: Remove the top cover by sliding it towards the rear and then lift it upwards.

Step 4: Set the Timing Selection Switches (Channel 1, Channel 2) to the desired timing modes.

Step 5: Replace the top cover and the cover screw.

Step 6: Re-insert the G.703 module:

Take care to ensure that the **correct** module type is inserted into the **correct** slot position. The ejector/inserter clips located at the top and at the bottom of each module must be in the disengaged position as the module is smoothly inserted into the slot. Once the clips have cleared the raised edge of the chassis, engage the clips simultaneously. When the clips have locked into position, the module will be fully inserted.



Figure 3–25: G.703 TIMING SELECTION SWITCH SETTING

Table 3–4: G.703 TIMING SELECTIONS

SWITCHES	FUNCTION
S1	OFF → Octet Timing Disabled ON → Octet Timing 8 kHz
S5 & S6	S5 = OFF and S6 = OFF → Loop Timing Mode S5 = ON and S6 = OFF → Internal Timing Mode S5 = OFF and S6 = ON → Minimum Remote Loopback Mode S5 = ON and S6 = ON → Dual Loopback Mode

c) OCTET TIMING (SWITCH S1)

If Octet Timing is enabled (ON), this 8 kHz signal will be asserted during the violation of Bit 8 (LSB) necessary for connecting to higher order systems. When L90's are connected back to back, Octet Timing should be disabled (OFF).

d) TIMING MODES (SWITCHES S5 AND S6)

INTERNAL TIMING MODE:

System clock generated internally; therefore, the G.703 timing selection should be in the Internal Timing Mode for back to back connections. For Back to Back Connections: Octet Timing (S1 = OFF); Timing Mode = Internal Timing (S5 = ON and S6 = OFF)

LOOP TIMING MODE:

System clock derived from the received line signal; therefore, the G.703 timing selection should be in Loop Timing Mode for connections to higher order systems. For connection to a higher order system (factory defaults): Octet Timing (S1 = ON); Timing Mode = Loop Timing (S5 = OFF and S6 = OFF)

e) TEST MODES (SWITCHES S5 AND S6)

MINIMUM REMOTE LOOPBACK MODE:

In Minimum Remote Loopback mode, the multiplexer is enabled to return the data from the external interface without any processing to assist in diagnosing G.703 Line Side problems irrespective of clock rate. Data enters from the G.703 inputs, passes through the data stabilization latch which also restores the proper signal polarity, passes through the multiplexer and then returns to the transmitter. The Differential Received Data is processed and passed to the G.703 Transmitter module after which point the data is discarded. The G.703 Receiver module is fully functional and continues to process data and passes it to the Differential Manchester Transmitter module. Since timing is returned as it is received, the timing source is expected to be from the G.703 line side of the interface.



DUAL LOOPBACK MODE:

In Dual Loopback Mode, the multiplexers are active and the functions of the circuit are divided into two with each Receiver/Transmitter pair linked together to deconstruct and then reconstruct their respective signals. Differential Manchester data enters the Differential Manchester Receiver module and then is returned to the Differential Manchester Transmitter module. Likewise, G.703 data enters the G.703 Receiver module and is passed through to the G.703 Transmitter module to be returned as G.703 data. Because of the complete split in the communications path and because, in each case, the clocks are extracted and reconstructed with the outgoing data, in this mode there must be two independent sources of timing. One source lies on the G.703 line side of the interface while the other lies on the Differential Manchester side of the interface.



a) DESCRIPTION

The following figure shows the RS422 2-Terminal interface configuration at 64K baud. For 2-Terminal configurations, channel 2 is not used. AWG 22 twisted shielded pair is recommended for external connections. This interface module is protected by surge suppression devices which optically isolated.

Shield Termination

The shield pins (6a and 7b) are internally connected to the ground pin (8a). Proper shield termination is as follows:

Site 1: Terminate shield to pins 6a and/or 7b.
Site 2: Terminate shield to 'COM' pin 2b.

NOTE **The clock terminating impedance should match the impedance of the line.**



RS422.CDR
p/o 827831A6.CDR

Figure 3–26: RS422 INTERFACE CONFIGURATION

The following figure shows the typical pin interconnection between two RS422 interfaces. All pin interconnections are to be maintained for a connection to a multiplexer.



831728A3.CDR

Figure 3–27: TYPICAL PIN INTERCONNECTION BETWEEN TWO RS422 INTERFACES

b) TWO CHANNEL APPLICATIONS VIA MULTIPLEXERS

The RS422 Interface may be used for '1 channel - 2 terminal' or '2 channel - 3 terminal' applications over SONET/SDH and/or Multiplexed systems. When used in 1 channel - 2 terminal applications, the RS422 interface links to higher order systems in a typical fashion observing Tx, Rx, and Send Timing connections. However, when used in 2 channel - 3 terminal applications, certain criteria have to be followed due to the fact that there is 1 clock input for the two RS422 channels. The system will function correctly if the following connections are observed and your Data Module has a feature called Terminal Timing. Terminal Timing is a common feature to most Synchronous Data Units that allows the module to accept timing from an external source. Using the Terminal Timing feature, 2 channel - 3 terminal applications can be achieved if these connections are followed: The Send Timing outputs from the Multiplexer - Data Module 1, will connect to the Clock inputs of the UR - RS422 interface in the usual fashion. In addition, the Send Timing outputs of Data Module 1 will also be paralleled to the Terminal Timing inputs of Data Module 2. By using this configuration the timing for both Data Modules and both UR - RS422 channels will be derived from a single clock source. As a result, data sampling for both of the UR - RS422 channels will be synchronized via the Send Timing leads on Data Module 1 as shown in the following figure. If the Terminal Timing feature is not available or this type of connection is not desired, the G.703 interface is a viable option that does not impose timing restrictions.



Figure 3–28: TIMING CONFIGURATION FOR RS422 2 CHANNEL - 3 TERMINAL APPLICATION

Data Module 1 provides timing to the L90 RS422 interface via the ST(A) and ST(B) outputs. Data Module 1 also provides timing to Data Module 2 TT(A) and TT(B) inputs via the ST(A) and AT(B) outputs.

NOTE

The Data Module Pin Numbers, in the figure above, have been omitted since they may vary depending on the manufacturer.

c) TRANSMIT TIMING

The RS422 Interface accepts one clock input for Transmit Timing. It is important that the rising edge of the 64 kHz Transmit Timing clock of the Multiplexer Interface is sampling the data in the center of the Transmit Data window. Therefore, it is important to confirm Clock and Data Transitions to ensure Proper System Operation. For example, the following figure shows the positive edge of the Tx Clock in the center of the Tx Data bit.



Figure 3–29: CLOCK AND DATA TRANSITIONS

d) RECEIVE TIMING

The RS422 Interface utilizes NRZI-MARK Modulation Code and; therefore, does not rely on an Rx Clock to recapture data. NRZI-MARK is an edge-type, invertible, self-clocking code.

To recover the Rx Clock from the data-stream, an integrated DPLL (Digital Phase Lock Loop) circuit is utilized. The DPLL is driven by an internal clock, which is over-sampled 16X, and uses this clock along with the data-stream to generate a data clock that can be used as the SCC (Serial Communication Controller) receive clock.

3.3.6 RS422 AND FIBER INTERFACE

The following figure shows the combined RS422 plus Fiber interface configuration at 64K baud. The 7L, 7M, 7N, 7P, and 74 modules are used in 2-terminal with a redundant channel or 3-terminal configurations where Channel 1 is employed via the RS422 interface (possibly with a multiplexer) and Channel 2 via direct fiber.

AWG 22 twisted shielded pair is recommended for external RS422 connections and the shield should be grounded only at one end. For the direct fiber channel, power budget issues should be addressed properly.

WARNING

When using a LASER Interface, attenuators may be necessary to ensure that you do not exceed Maximum Optical Input Power to the receiver.



Figure 3–30: RS422 AND FIBER INTERFACE MODULE

NOTE

Connections shown above are for multiplexers configured as DCE (Data Communications Equipment) units.

3.3.7 G.703 AND FIBER INTERFACE

The figure below shows the combined G.703 plus Fiber interface configuration at 64K baud. The 7E, 7F, 7G, 7Q, and 75 modules are used in 2-terminal with a redundant channel or 3-terminal configurations where Channel 1 is employed via the G.703 interface (possibly with a multiplexer) and Channel 2 via direct fiber. AWG 22 twisted shielded pair is recommended for external G.703 connections connecting the shield to Pin 1A at one end only. For the direct fiber channel, power budget issues should be addressed properly. See previous sections for more details on the G.703 and Fiber interfaces.

WARNING

When using a LASER Interface, attenuators may be necessary to ensure that you do not exceed Maximum Optical Input Power to the receiver.



Figure 3–31: G.703 AND FIBER INTERFACE MODULE

3.3.8 IEEE C37.94 INTERFACE

The UR-series IEEE C37.94 communication modules (76 and 77) are designed to interface with IEEE C37.94 compliant digital multiplexers and/or an IEEE C37.94 compliant interface converter for use with L90 and L90 direct inputs/outputs on version 3.20 and direct input/output applications for firmware revisions 3.30 and higher. The IEEE C37.94 standard defines a point-to-point optical link for synchronous data between a multiplexer and a teleprotection device. This data is typically 64 kbps, but the standard provides for speeds up to 64*n* kbps, where *n* = 1, 2,…, 12. The UR-series C37.94 communication module is 64 kbps only with *n* fixed at 1. The frame is a valid International Telecommunications Union (ITU-T) recommended G.704 pattern from the standpoint of framing and data rate. The frame is 256 bits and is repeated at a frame rate of 8000 Hz, with a resultant bit rate of 2048 kbps.

The specifications for the module are as follows:

IEEE standard: C37.94 for 1 × 64 kbps optical fiber interface
Fiber optic cable type: 50 mm or 62.5 mm core diameter optical fiber
Fiber optic mode: multi-mode
Fiber optic cable length: up to 2 km
Fiber optic connector: type ST
Wavelength: 830 ±40 nm
Connection: as per all fiber optic connections, a Tx to Rx connection is required.

The UR-series C37.94 communication module can be connected directly to any compliant digital multiplexer that supports the IEEE C37.94 standard as shown below.



The UR-series C37.94 communication module can be connected to the electrical interface (G.703, RS422, or X.21) of a non-compliant digital multiplexer via an optical-to-electrical interface converter that supports the IEEE C37.94 standard, as shown below.



The UR-series C37.94 communication module has six (6) switches that are used to set the clock configuration. The functions of these control switches is shown below.



Switch	Internal	Loop Timed
1	ON	OFF
2	ON	OFF
3	OFF	OFF
4	OFF	OFF
5	OFF	OFF
6	OFF	OFF

For the Internal Timing Mode, the system clock is generated internally. Therefore, the timing switch selection should be Internal Timing for Relay 1 and Loop Timed for Relay 2. There must be only one timing source configured.

For the Looped Timing Mode, the system clock is derived from the received line signal. Therefore, the timing selection should be in Loop Timing Mode for connections to higher order systems.

The C37.94 communications module cover removal procedure is as follows:

1. Remove the C37.94 module (76 or 77):

   The ejector/inserter clips located at the top and at the bottom of each module, must be pulled simultaneously in order to release the module for removal. Before performing this action, **control power must be removed from the relay**. The original location of the module should be recorded to help ensure that the same or replacement module is inserted into the correct slot.

2. Remove the module cover screw.
3. Remove the top cover by sliding it towards the rear and then lift it upwards.
4. Set the Timing Selection Switches (Channel 1, Channel 2) to the desired timing modes (see description above).
5. Replace the top cover and the cover screw.
6. Re-insert the C37.94 module Take care to ensure that the **correct** module type is inserted into the **correct** slot position. The ejector/inserter clips located at the top and at the bottom of each module must be in the disengaged position as the module is smoothly inserted into the slot. Once the clips have cleared the raised edge of the chassis, engage the clips simultaneously. When the clips have locked into position, the module will be fully inserted.



Figure 3–32: C37.94 TIMING SELECTION SWITCH SETTING

4.1.1 INTRODUCTION

The EnerVista UR Setup software provides a graphical user interface (GUI) as one of two human interfaces to a UR device. The alternate human interface is implemented via the device's faceplate keypad and display (see Faceplate Interface section in this chapter).

The EnerVista UR Setup software provides a single facility to configure, monitor, maintain, and trouble-shoot the operation of relay functions, connected over local or wide area communication networks. It can be used while disconnected (i.e. off-line) or connected (i.e. on-line) to a UR device. In off-line mode, settings files can be created for eventual downloading to the device. In on-line mode, you can communicate with the device in real-time.

The EnerVista UR Setup software, provided with every L90 relay, can be run from any computer supporting Microsoft Windows® 95, 98, NT, 2000, ME, and XP. This chapter provides a summary of the basic EnerVista UR Setup software interface features. The EnerVista UR Setup Help File provides details for getting started and using the EnerVista UR Setup software interface.

4.1.2 CREATING A SITE LIST

To start using the EnerVista UR Setup software, a site definition and device definition must first be created. See the EnerVista UR Setup Help File or refer to the Connecting EnerVista UR Setup with the L90 section in Chapter 1 for details.

4.1.3 ENERVISTA UR SETUP OVERVIEW

a) ENGAGING A DEVICE

The EnerVista UR Setup software may be used in on-line mode (relay connected) to directly communicate with a UR relay. Communicating relays are organized and grouped by communication interfaces and into sites. Sites may contain any number of relays selected from the UR product series.

b) USING SETTINGS FILES

The EnerVista UR Setup software interface supports three ways of handling changes to relay settings:

- In off-line mode (relay disconnected) to create or edit relay settings files for later download to communicating relays.
- While connected to a communicating relay to directly modify any relay settings via relay data view windows, and then save the settings to the relay.
- You can create/edit settings files and then write them to the relay while the interface is connected to the relay.

Settings files are organized on the basis of file names assigned by the user. A settings file contains data pertaining to the following types of relay settings:

- Device Definition
- Product Setup
- System Setup
- FlexLogic™
- Grouped Elements
- Control Elements
- Inputs/Outputs
- Testing

Factory default values are supplied and can be restored after any changes.

c) CREATING AND EDITING FLEXLOGIC™

You can create or edit a FlexLogic™ equation in order to customize the relay. You can subsequently view the automatically generated logic diagram.

d) VIEWING ACTUAL VALUES

You can view real-time relay data such as input/output status and measured parameters.

e) VIEWING TRIGGERED EVENTS

While the interface is in either on-line or off-line mode, you can view and analyze data generated by triggered specified parameters, via one of the following:

- **Event Recorder facility:** The event recorder captures contextual data associated with the last 1024 events, listed in chronological order from most recent to oldest.
- **Oscillography facility:** The oscillography waveform traces and digital states are used to provide a visual display of power system and relay operation data captured during specific triggered events.

f) FILE SUPPORT

- **Execution:** Any EnerVista UR Setup file which is double clicked or opened will launch the application, or provide focus to the already opened application. If the file was a settings file (has a URS extension) which had been removed from the Settings List tree menu, it will be added back to the Settings List tree menu.
- **Drag and Drop:** The Site List and Settings List control bar windows are each mutually a drag source and a drop target for device-order-code-compatible files or individual menu items. Also, the Settings List control bar window and any Windows Explorer directory folder are each mutually a file drag source and drop target.

  New files which are dropped into the Settings List window are added to the tree which is automatically sorted alphabetically with respect to settings file names. Files or individual menu items which are dropped in the selected device menu in the Site List window will automatically be sent to the on-line communicating device.

g) UR FIRMWARE UPGRADES

The firmware of a L90 device can be upgraded, locally or remotely, via the EnerVista UR Setup software. The corresponding instructions are provided by the EnerVista UR Setup Help file under the topic “Upgrading Firmware”.

NOTE

Modbus addresses assigned to firmware modules, features, settings, and corresponding data items (i.e. default values, min/max values, data type, and item size) may change slightly from version to version of firmware. The addresses are rearranged when new features are added or existing features are enhanced or modified. The “EEPROM DATA ERROR” message displayed after upgrading/downgrading the firmware is a resettable, self-test message intended to inform users that the Modbus addresses have changed with the upgraded firmware. This message does not signal any problems when appearing after firmware upgrades.

4.1.4 ENERVISTA UR SETUP MAIN WINDOW

The EnerVista UR Setup software main window supports the following primary display components:

a. Title bar which shows the pathname of the active data view
b. Main window menu bar
c. Main window tool bar
d. Site List control bar window
e. Settings List control bar window
f. Device data view window(s), with common tool bar
g. Settings File data view window(s), with common tool bar
h. Workspace area with data view tabs
i. Status bar



Figure 4–1: ENERVISTA UR SETUP SOFTWARE MAIN WINDOW

4.2.1 FACEPLATE

The keypad/display/LED interface is one of two alternate human interfaces supported. The other alternate human interface is implemented via the EnerVista UR Setup software. The faceplate interface is available in two configurations: horizontal or vertical. The faceplate interface consists of several functional panels.

The faceplate is hinged to allow easy access to the removable modules. There is also a removable dust cover that fits over the faceplate which must be removed in order to access the keypad panel. The following two figures show the horizontal and vertical arrangement of faceplate panels.



Figure 4–2: UR-SERIES HORIZONTAL FACEPLATE PANELS



Figure 4–3: UR-SERIES VERTICAL FACEPLATE PANELS

a) LED PANEL 1

This panel provides several LED indicators, several keys, and a communications port. The RESET key is used to reset any latched LED indicator or target message, once the condition has been cleared (these latched conditions can also be reset via the **SETTINGS** ⇨⇩ **INPUT/OUTPUTS** ⇨⇩ **RESETTING** menu). The USER keys are used by the Breaker Control feature. The RS232 port is intended for connection to a portable PC.



Figure 4–4: LED PANEL 1

STATUS INDICATORS:

- **IN SERVICE**: Indicates that control power is applied; all monitored inputs/outputs and internal systems are OK; the relay has been programmed.
- **TROUBLE**: Indicates that the relay has detected an internal problem.
- **TEST MODE**: Indicates that the relay is in test mode.
- **TRIP**: Indicates that the selected FlexLogic™ operand serving as a Trip switch has operated. This indicator always latches; the RESET command must be initiated to allow the latch to be reset.
- **ALARM**: Indicates that the selected FlexLogic™ operand serving as an Alarm switch has operated. This indicator is never latched.
- **PICKUP**: Indicates that an element is picked up. This indicator is never latched.

EVENT CAUSE INDICATORS:

These indicate the input type that was involved in a condition detected by an element that is operated or has a latched flag waiting to be reset.

- **VOLTAGE**: Indicates voltage was involved.
- **CURRENT**: Indicates current was involved.
- **FREQUENCY**: Indicates frequency was involved.
- **OTHER**: Indicates a composite function was involved.
- **PHASE A**: Indicates Phase A was involved.
- **PHASE B**: Indicates Phase B was involved.
- **PHASE C**: Indicates Phase C was involved.
- **NEUTRAL/GROUND**: Indicates neutral or ground was involved.

b) LED PANELS 2 AND 3

These panels provide 48 amber LED indicators whose operation is controlled by the user. Support for applying a customized label beside every LED is provided.

User customization of LED operation is of maximum benefit in installations where languages other than English are used to communicate with operators. Refer to the User-Programmable LEDs section in Chapter 5 for the settings used to program the operation of the LEDs on these panels.



Figure 4–5: LED PANELS 2 AND 3 (INDEX TEMPLATE)

c) DEFAULT LABELS FOR LED PANEL 2



Figure 4–6: LED PANEL 2 (DEFAULT LABEL)

The default labels are intended to represent:

- **GROUP 1...8**: The illuminated GROUP is the active settings group.
- **BREAKER n OPEN**: The breaker is open.
- **BREAKER n CLOSED**: The breaker is closed.
- **BREAKER n TROUBLE**: A problem related to the breaker has been detected.
- **SYNCHROCHECK NO n IN-SYNCH**: Voltages have satisfied the synchrocheck element.
- **RECLOSE ENABLED**: The recloser is operational.
- **RECLOSE DISABLED**: The recloser is not operational.
- **RECLOSE IN PROGRESS**: A reclose operation is in progress.
- **RECLOSE LOCKED OUT**: The recloser is not operational and requires a reset.

NOTE

Firmware revisions 2.9x and earlier support eight user setting groups; revisions 3.0x and higher support six setting groups. For convenience of users using earlier firmware revisions, the relay panel shows eight setting groups. Please note that the LEDs, despite their default labels, are fully user-programmable.

The relay is shipped with the default label for the LED panel 2. The LEDs, however, are not pre-programmed. To match the pre-printed label, the LED settings must be entered as shown in the User-Programmable LEDs section of Chapter 5. The LEDs are fully user-programmable. The default labels can be replaced by user-printed labels for both LED panels 2 and 3 as explained in the next section.

d) CUSTOM LABELING OF LEDS

Custom labeling of an LED-only panel is facilitated through a Microsoft Word file available from the following URL:

http://www.GEindustrial.com/multilin/support/ur/

This file provides templates and instructions for creating appropriate labeling for the LED panel. The following procedures are contained in the downloadable file. The panel templates provide relative LED locations and located example text (x) edit boxes. The following procedure demonstrates how to install/uninstall the custom panel labeling.

1. Remove the clear Lexan Front Cover (GE Multilin Part Number: 1501-0014).

2. Pop out the LED Module and/or the Blank Module with a screwdriver as shown below. Be careful not to damage the plastic.



3. Place the left side of the customized module back to the front panel frame, then snap back the right side.
4. Put the clear Lexan Front Cover back into place.

e) CUSTOMIZING THE DISPLAY MODULE

The following items are required to customize the UR display module:

- Black and white or color printer (color preferred)
- Microsoft Word 97 or later software
- 1 each of: 8.5" x 11" white paper, exacto knife, ruler, custom display module (GE Multilin Part Number: 1516-0069), and a custom module cover (GE Multilin Part Number: 1502-0015)

1. Open the LED panel customization template with Microsoft Word. Add text in places of the **LED x** text placeholders on the template(s). Delete unused place holders as required.
2. When complete, save the Word file to your local PC for future use.
3. Print the template(s) to a local printer.
4. From the printout, cut-out the Background Template from the three windows, using the cropmarks as a guide.
5. Put the Background Template on top of the custom display module (GE Multilin Part Number: 1513-0069) and snap the clear custom module cover (GE Multilin Part Number: 1502-0015) over it and the templates.

4.2.3 DISPLAY

All messages are displayed on a 2 × 20 character vacuum fluorescent display to make them visible under poor lighting conditions. An optional liquid crystal display (LCD) is also available. Messages are displayed in English and do not require the aid of an instruction manual for deciphering. While the keypad and display are not actively being used, the display will default to defined messages. Any high priority event driven message will automatically override the default message and appear on the display.

4.2.4 KEYPAD

Display messages are organized into 'pages' under the following headings: Actual Values, Settings, Commands, and Targets. The MENU key navigates through these pages. Each heading page is broken down further into logical subgroups.

The ⇧ ⇦ MESSAGE ⇨ ⇩ keys navigate through the subgroups. The ⇧ VALUE ⇩ keys scroll increment or decrement numerical setting values when in programming mode. These keys also scroll through alphanumeric values in the text edit mode. Alternatively, values may also be entered with the numeric keypad.

The . key initiates and advance to the next character in text edit mode or enters a decimal point. The HELP key may be pressed at any time for context sensitive help messages. The ENTER key stores altered setting values.



Figure 4–7: KEYPAD

4.2.5 BREAKER CONTROL

a) DESCRIPTION

The L90 can interface with associated circuit breakers. In many cases the application monitors the state of the breaker, which can be presented on faceplate LEDs, along with a breaker trouble indication. Breaker operations can be manually initiated from faceplate keypad or automatically initiated from a FlexLogic™ operand. A setting is provided to assign names to each breaker; this user-assigned name is used for the display of related flash messages. These features are provided for two breakers; the user may use only those portions of the design relevant to a single breaker, which must be breaker No. 1.

For the following discussion it is assumed the **SETTINGS ⇨⇩ SYSTEM SETUP ⇨⇩ BREAKERS ⇨ BREAKER n ⇨ BREAKER FUNCTION** setting is "Enabled" for each breaker.

b) CONTROL MODE SELECTION AND MONITORING

Installations may require that a breaker is operated in the three-pole only mode (3-Pole), or in the one and three-pole (1-Pole) mode, selected by setting. If the mode is selected as 3-pole, a single input tracks the breaker open or closed position. If the mode is selected as 1-Pole, all three breaker pole states must be input to the relay. These inputs must be in agreement to indicate the position of the breaker.

For the following discussion it is assumed the **SETTINGS ⇨⇩ SYSTEM SETUP ⇨⇩ BREAKERS ⇨ BREAKER n ⇨⇩ BREAKER PUSH BUTTON CONTROL** setting is "Enabled" for each breaker. The L90 has features required for single-pole operation. Inputs that trip individual breaker poles and cause a breaker reclose are passed directly to this element.

c) USER KEY CONTROL

After the 30 minute interval during which command functions are permitted after a correct command password, the user cannot open or close a breaker via the keypad. The following discussions begin from the not-permitted state.

d) CONTROL OF TWO BREAKERS

For the following example setup, the symbol **(Name)** represents the user-programmed variable name.

For this application (setup shown below), the relay is connected and programmed for both breaker No. 1 and breaker No. 2. The USER 1 key performs the selection of which breaker is to be operated by the USER 2 and USER 3 keys. The USER 2 key is used to manually close the breaker and the USER 3 key is used to manually open the breaker.

`ENTER COMMAND PASSWORD`	This message appears when the USER 1, USER 2, or USER 3 key is pressed and a **COMMAND PASSWORD** is required; i.e. if **COMMAND PASSWORD** is enabled and no commands have been issued within the last 30 minutes.
`Press USER 1 To Select Breaker`	This message appears if the correct password is entered or if none is required. This message will be maintained for 30 seconds or until the USER 1 key is pressed again.
`BKR1-(Name) SELECTED USER 2=CLS/USER 3=OP`	This message is displayed after the USER 1 key is pressed for the second time. Three possible actions can be performed from this state within 30 seconds as per items **(1)**, **(2)** and **(3)** below:
(1)	
`USER 2 OFF/ON To Close BKR1-(Name)`	If the USER 2 key is pressed, this message appears for 20 seconds. If the USER 2 key is pressed again within that time, a signal is created that can be programmed to operate an output relay to close breaker No. 1.
(2)	
`USER 3 OFF/ON To Open BKR1-(Name)`	If the USER 3 key is pressed, this message appears for 20 seconds. If the USER 3 key is pressed again within that time, a signal is created that can be programmed to operate an output relay to open breaker No. 1.
(3)	
`BKR2-(Name) SELECTED USER 2=CLS/USER 3=OP`	If the USER 1 key is pressed at this step, this message appears showing that a different breaker is selected. Three possible actions can be performed from this state as per **(1)**, **(2)** and **(3)**. Repeatedly pressing the USER 1 key alternates between available breakers. Pressing keys other than USER 1, 2 or 3 at any time aborts the breaker control function.

e) CONTROL OF ONE BREAKER

For this application the relay is connected and programmed for breaker No. 1 only. Operation for this application is identical to that described for two breakers.

4.2.6 MENUS

a) NAVIGATION

Press the MENU key to select the desired header display page (top-level menu). The header title appears momentarily followed by a header display page menu item. Each press of the MENU key advances through the main heading pages as illustrated below.



```
User Display 1
```

b) HIERARCHY

The setting and actual value messages are arranged hierarchically. The header display pages are indicated by double scroll bar characters (■■), while sub-header pages are indicated by single scroll bar characters (■). The header display pages represent the highest level of the hierarchy and the sub-header display pages fall below this level. The MESSAGE ▲ and ▼ keys move within a group of headers, sub-headers, setting values, or actual values. Continually pressing the MESSAGE ► key from a header display displays specific information for the header category. Conversely, continually pressing the ◄ MESSAGE key from a setting value or actual value display returns to the header display.



c) EXAMPLE NAVIGATION

```
■■ ACTUAL VALUES
■■ STATUS
```

Press the MENU key until the header for the first Actual Values page appears. This page contains system and relay status information. Repeatedly press the ▲ ◄ MESSAGE ► ▼ keys to display the other actual value headers.

⇩

```
■■ SETTINGS
■■ PRODUCT SETUP
```

Press the MENU key until the header for the first page of Settings appears. This page contains settings to configure the relay.

⇩

```
■■ SETTINGS
■■ SYSTEM SETUP
```

Press the MESSAGE ▼ key to move to the next Settings page. This page contains settings for System Setup. Repeatedly press the ▲ MESSAGE ▼ keys to display the other setting headers and then back to the first Settings page header.

⇩

```
■ PASSWORD
■ SECURITY
```

From the Settings page one header (Product Setup), press the MESSAGE ► key once to display the first sub-header (Password Security).

⇩

```
ACCESS LEVEL:
Restricted
```

Press the MESSAGE ► key once more and this will display the first setting for Password Security. Pressing the MESSAGE ▼ key repeatedly will display the remaining setting messages for this sub-header.

⇩

```
■ PASSWORD
■ SECURITY
```

Press the MESSAGE ◄ key once to move back to the first sub-header message.

⇩

```
■ DISPLAY
■ PROPERTIES
```

Pressing the MESSAGE ▼ key will display the second setting sub-header associated with the Product Setup header.

⇩

```
FLASH MESSAGE
TIME: 1.0 s
```

Press the MESSAGE ► key once more and this will display the first setting for Display Properties.

⇩

```
DEFAULT MESSAGE
INTENSITY: 25%
```

To view the remaining settings associated with the Display Properties subheader, repeatedly press the MESSAGE ▼ key. The last message appears as shown.

a) ENTERING NUMERICAL DATA

Each numerical setting has its own minimum, maximum, and increment value associated with it. These parameters define what values are acceptable for a setting.

```
FLASH MESSAGE
TIME:  1.0 s
```

For example, select the **SETTINGS** ⇨ **PRODUCT SETUP** ⇨⇩ **DISPLAY PROPERTIES** ⇨ **FLASH MESSAGE TIME** setting.

⇩

```
MINIMUM:   0.5
MAXIMUM:  10.0
```

Press the HELP key to view the minimum and maximum values. Press the HELP key again to view the next context sensitive help message.

Two methods of editing and storing a numerical setting value are available.

- **0 to 9** and . (decimal point): The relay numeric keypad works the same as that of any electronic calculator. A number is entered one digit at a time. The leftmost digit is entered first and the rightmost digit is entered last. Pressing the MESSAGE ◀ key or pressing the ESCAPE key, returns the original value to the display.
- ▲ **VALUE** ▼: The VALUE ▲ key increments the displayed value by the step value, up to the maximum value allowed. While at the maximum value, pressing the VALUE ▲ key again will allow the setting selection to continue upward from the minimum value. The VALUE ▼ key decrements the displayed value by the step value, down to the minimum value. While at the minimum value, pressing the VALUE ▼ key again will allow the setting selection to continue downward from the maximum value.

```
FLASH MESSAGE
TIME:  2.5 s
```

As an example, set the flash message time setting to 2.5 seconds. Press the appropriate numeric keys in the sequence “2 . 5". The display message will change as the digits are being entered.

⇩

```
NEW SETTING
HAS BEEN STORED
```

Until ENTER is pressed, editing changes are not registered by the relay. Therefore, press ENTER to store the new value in memory. This flash message will momentarily appear as confirmation of the storing process. Numerical values which contain decimal places will be rounded-off if more decimal place digits are entered than specified by the step value.

b) ENTERING ENUMERATION DATA

Enumeration settings have data values which are part of a set, whose members are explicitly defined by a name. A set is comprised of two or more members.

```
ACCESS LEVEL:
Restricted
```

For example, the selections available for **ACCESS LEVEL** are "Restricted", "Command", "Setting", and "Factory Service".

Enumeration type values are changed using the VALUE keys. The VALUE ▲ key displays the next selection while the VALUE ▼ key displays the previous selection.

```
ACCESS LEVEL:
Setting
```

If the **ACCESS LEVEL** needs to be "Setting", press the VALUE keys until the proper selection is displayed. Press HELP at any time for the context sensitive help messages.

⇩

```
NEW SETTING
HAS BEEN STORED
```

Changes are not registered by the relay until the ENTER key is pressed. Pressing ENTER stores the new value in memory. This flash message momentarily appears as confirmation of the storing process.

c) ENTERING ALPHANUMERIC TEXT

Text settings have data values which are fixed in length, but user-defined in character. They may be comprised of upper case letters, lower case letters, numerals, and a selection of special characters.

There are several places where text messages may be programmed to allow the relay to be customized for specific applications. One example is the Message Scratchpad. Use the following procedure to enter alphanumeric text messages.

For example: to enter the text, “Breaker #1”

1. Press [▪] to enter text edit mode.
2. Press the VALUE keys until the character 'B' appears; press [▪] to advance the cursor to the next position.
3. Repeat step 2 for the remaining characters: r,e,a,k,e,r, ,#,1.
4. Press [ENTER] to store the text.
5. If you have any problem, press [HELP] to view context sensitive help. Flash messages will sequentially appear for several seconds each. For the case of a text setting message, pressing [HELP] displays how to edit and store new values.

d) ACTIVATING THE RELAY

RELAY SETTINGS: Not Programmed

When the relay is powered up, the Trouble LED will be on, the In Service LED off, and this message displayed, indicating the relay is in the "Not Programmed" state and is safeguarding (output relays blocked) against the installation of a relay whose settings have not been entered. This message remains until the relay is explicitly put in the "Programmed" state.

To change the **RELAY SETTINGS:** "Not Programmed" mode to "Programmed", proceed as follows:

1. Press the [MENU] key until the **SETTINGS** header flashes momentarily and the **SETTINGS PRODUCT SETUP** message appears on the display.
2. Press the MESSAGE [▷] key until the **PASSWORD SECURITY** message appears on the display.
3. Press the MESSAGE [▽] key until the **INSTALLATION** message appears on the display.
4. Press the MESSAGE [▷] key until the **RELAY SETTINGS: Not Programmed** message is displayed.



5. After the **RELAY SETTINGS: Not Programmed** message appears on the display, press the VALUE keys change the selection to "Programmed".
6. Press the [ENTER] key.

7. When the "NEW SETTING HAS BEEN STORED" message appears, the relay will be in "Programmed" state and the In Service LED will turn on.

e) ENTERING INITIAL PASSWORDS

To enter the initial Setting (or Command) Password, proceed as follows:

1. Press the MENU key until the 'SETTINGS' header flashes momentarily and the 'SETTINGS PRODUCT SETUP' message appears on the display.
2. Press the MESSAGE ▶ key until the 'ACCESS LEVEL:' message appears on the display.
3. Press the MESSAGE ▼ key until the 'CHANGE SETTING (or COMMAND) PASSWORD:' message appears on the display.



4. After the 'CHANGE...PASSWORD' message appears on the display, press the VALUE ▲ key or the VALUE ▼ key to change the selection to Yes.
5. Press the ENTER key and the display will prompt you to 'ENTER NEW PASSWORD'.
6. Type in a numerical password (up to 10 characters) and press the ENTER key.
7. When the 'VERIFY NEW PASSWORD' is displayed, re-type in the same password and press ENTER.

8. When the 'NEW PASSWORD HAS BEEN STORED' message appears, your new Setting (or Command) Password will be active.

f) CHANGING EXISTING PASSWORD

To change an existing password, follow the instructions in the previous section with the following exception. A message will prompt you to type in the existing password (for each security level) before a new password can be entered.

In the event that a password has been lost (forgotten), submit the corresponding Encrypted Password from the **PASSWORD SECURITY** menu to the Factory for decoding.


SETTINGS
PRODUCT SETUP
PASSWORD
SECURITY
See page 5-7.
DISPLAY
PROPERTIES
See page 5-8.
CLEAR RELAY
RECORDS
See page 5-10.
COMMUNICATIONS
See page 5-11.
MODBUS USER MAP
See page 5-17.
REAL TIME
CLOCK
See page 5-18.
FAULT REPORT
See page 5-18.
OSCILLOGRAPHY
See page 5-19.
DATA LOGGER
See page 5-21.
DEMAND
See page 5-21.
USER-PROGRAMMABLE
LEDS
See page 5-23.
USER-PROGRAMMABLE
SELF TESTS
See page 5-26.
CONTROL
PUSHBUTTONS
See page 5-26.
USER-PROGRAMMABLE
PUSHBUTTONS
See page 5-27.
FLEX STATE
PARAMETERS
See page 5-29.
USER-DEFINABLE
DISPLAYS
See page 5-29.
INSTALLATION
See page 5-31.
SETTINGS
SYSTEM SETUP
AC INPUTS
See page 5-32.
POWER SYSTEM
See page 5-33.
SIGNAL SOURCES
See page 5-34.
L90 POWER SYSTEM
See page 5-36.


SETTINGS
FLEXLOGIC
LINE
See page 5-40.
BREAKERS
See page 5-41.
FLEXCURVES
See page 5-44.
SETTINGS
FLEXLOGIC
FLEXLOGIC
EQUATION EDITOR
See page 5-64.
FLEXLOGIC
TIMERS
See page 5-64.
FLEXELEMENTS
See page 5-65.
NON-VOLATILE
LATCHES
See page 5-69.
SETTINGS
GROUPED ELEMENTS
SETTING GROUP 1
See page 5-70.
SETTING GROUP 2
SETTING GROUP 6
SETTINGS
CONTROL ELEMENTS
SETTING GROUPS
See page 5-142.
SELECTOR SWITCH
See page 5-143.
SYNCHROCHECK
See page 5-149.
DIGITAL ELEMENTS
See page 5-153.
DIGITAL COUNTERS
See page 5-156.
MONITORING
ELEMENTS
See page 5-158.
PILOT SCHEMES
See page 5-164.
AUTORECLOSE
See page 5-167.
SETTINGS
INPUTS / OUTPUTS
CONTACT INPUTS
See page 5-178.
VIRTUAL INPUTS
See page 5-180.



5.1.2 INTRODUCTION TO ELEMENTS

In the design of UR relays, the term “element” is used to describe a feature that is based around a comparator. The comparator is provided with an input (or set of inputs) that is tested against a programmed setting (or group of settings) to determine if the input is within the defined range that will set the output to logic 1, also referred to as “setting the flag”. A single comparator may make multiple tests and provide multiple outputs; for example, the time overcurrent comparator sets a Pickup flag when the current input is above the setting and sets an Operate flag when the input current has been at a level above the pickup setting for the time specified by the time-current curve settings. All comparators, except the Digital Element which uses a logic state as the input, use analog parameter actual values as the input.

Elements are arranged into two classes, GROUPED and CONTROL. Each element classed as a GROUPED element is provided with six alternate sets of settings, in setting groups numbered 1 through 6. The performance of a GROUPED element is defined by the setting group that is active at a given time. The performance of a CONTROL element is independent of the selected active setting group.

The main characteristics of an element are shown on the element logic diagram. This includes the input(s), settings, fixed logic, and the output operands generated (abbreviations used on scheme logic diagrams are defined in Appendix F).

Some settings for current and voltage elements are specified in per-unit (pu) calculated quantities:

pu quantity = (actual quantity) / (base quantity)

- For current elements, the 'base quantity' is the nominal secondary or primary current of the CT. Where the current source is the sum of two CTs with different ratios, the 'base quantity' will be the common secondary or primary current to which the sum is scaled (i.e. normalized to the larger of the 2 rated CT inputs). For example, if CT1 = 300 / 5 A and CT2 = 100 / 5 A, then in order to sum these, CT2 is scaled to the CT1 ratio. In this case, the 'base quantity' will be 5 A secondary or 300 A primary.
- For voltage elements the 'base quantity' is the nominal primary voltage of the protected system which corresponds (based on VT ratio and connection) to secondary VT voltage applied to the relay. For example, on a system with a 13.8 kV nominal primary voltage and with 14400:120 V Delta-connected VTs, the secondary nominal voltage (1 pu) would be:

$$\frac{13800}{14400} \times 120 = 115 \text{ V} \quad \textbf{(EQ 5.1)}$$

For Wye-connected VTs, the secondary nominal voltage (1 pu) would be:

$$\frac{13800}{14400} \times \frac{120}{\sqrt{3}} = 66.4 \text{ V} \quad \textbf{(EQ 5.2)}$$

Many settings are common to most elements and are discussed below:

- **FUNCTION setting:** This setting programs the element to be operational when selected as "Enabled". The factory default is "Disabled". Once programmed to "Enabled", any element associated with the Function becomes active and all options become available.
- **NAME setting:** This setting is used to uniquely identify the element.
- **SOURCE setting:** This setting is used to select the parameter or set of parameters to be monitored.
- **PICKUP setting:** For simple elements, this setting is used to program the level of the measured parameter above or below which the pickup state is established. In more complex elements, a set of settings may be provided to define the range of the measured parameters which will cause the element to pickup.
- **PICKUP DELAY setting:** This setting sets a time-delay-on-pickup, or on-delay, for the duration between the Pickup and Operate output states.
- **RESET DELAY setting:** This setting is used to set a time-delay-on-dropout, or off-delay, for the duration between the Operate output state and the return to logic 0 after the input transits outside the defined pickup range.
- **BLOCK setting:** The default output operand state of all comparators is a logic 0 or "flag not set". The comparator remains in this default state until a logic 1 is asserted at the RUN input, allowing the test to be performed. If the RUN input changes to logic 0 at any time, the comparator returns to the default state. The RUN input is used to supervise the comparator. The BLOCK input is used as one of the inputs to RUN control.
- **TARGET setting:** This setting is used to define the operation of an element target message. When set to Disabled, no target message or illumination of a faceplate LED indicator is issued upon operation of the element. When set to Self-Reset, the target message and LED indication follow the Operate state of the element, and self-resets once the operate element condition clears. When set to Latched, the target message and LED indication will remain visible after the element output returns to logic 0 - until a RESET command is received by the relay.
- **EVENTS setting:** This setting is used to control whether the Pickup, Dropout or Operate states are recorded by the event recorder. When set to Disabled, element pickup, dropout or operate are not recorded as events. When set to Enabled, events are created for:

  (Element) PKP (pickup)
  (Element) DPO (dropout)
  (Element) OP (operate)

  The DPO event is created when the measure and decide comparator output transits from the pickup state (logic 1) to the dropout state (logic 0). This could happen when the element is in the operate state if the reset delay time is not '0'.

a) BACKGROUND

The L90 may be used on systems with breaker-and-a-half or ring bus configurations. In these applications, each of the two three-phase sets of individual phase currents (one associated with each breaker) can be used as an input to a breaker failure element. The sum of both breaker phase currents and 3I_0 residual currents may be required for the circuit relaying and metering functions. For a three-winding transformer application, it may be required to calculate watts and vars for each of three windings, using voltage from different sets of VTs. These requirements can be satisfied with a single UR, equipped with sufficient CT and VT input channels, by selecting the parameter to measure. A mechanism is provided to specify the AC parameter (or group of parameters) used as the input to protection/control comparators and some metering elements.

Selection of the parameter(s) to measure is partially performed by the design of a measuring element or protection/control comparator by identifying the type of parameter (fundamental frequency phasor, harmonic phasor, symmetrical component, total waveform RMS magnitude, phase-phase or phase-ground voltage, etc.) to measure. The user completes the process by selecting the instrument transformer input channels to use and some of the parameters calculated from these channels. The input parameters available include the summation of currents from multiple input channels. For the summed currents of phase, 3I_0, and ground current, current from CTs with different ratios are adjusted to a single ratio before summation.

A mechanism called a “Source” configures the routing of CT and VT input channels to measurement sub-systems. Sources, in the context of UR series relays, refer to the logical grouping of current and voltage signals such that one source contains all the signals required to measure the load or fault in a particular power apparatus. A given source may contain all or some of the following signals: three-phase currents, single-phase ground current, three-phase voltages and an auxiliary voltage from a single VT for checking for synchronism.

To illustrate the concept of Sources, as applied to current inputs only, consider the breaker-and-a-half scheme below. In this application, the current flows as shown by the arrows. Some current flows through the upper bus bar to some other location or power equipment, and some current flows into transformer Winding 1. The current into Winding 1 is the phasor sum (or difference) of the currents in CT1 and CT2 (whether the sum or difference is used depends on the relative polarity of the CT connections). The same considerations apply to transformer Winding 2. The protection elements require access to the net current for transformer protection, but some elements may need access to the individual currents from CT1 and CT2.



Figure 5–1: BREAKER-AND-A-HALF SCHEME

In conventional analog or electronic relays, the sum of the currents is obtained from an appropriate external connection of all CTs through which any portion of the current for the element being protected could flow. Auxiliary CTs are required to perform ratio matching if the ratios of the primary CTs to be summed are not identical. In the UR series of relays, provisions have been included for all the current signals to be brought to the UR device where grouping, ratio correction and summation are applied internally via configuration settings.

A major advantage of using internal summation is that the individual currents are available to the protection device; for example, as additional information to calculate a restraint current, or to allow the provision of additional protection features that operate on the individual currents such as breaker failure.

Given the flexibility of this approach, it becomes necessary to add configuration settings to the platform to allow the user to select which sets of CT inputs will be added to form the net current into the protected device.

The internal grouping of current and voltage signals forms an internal source. This source can be given a specific name through the settings, and becomes available to protection and metering elements in the UR platform. Individual names can be given to each source to help identify them more clearly for later use. For example, in the scheme shown in the above diagram, the configures one Source to be the sum of CT1 and CT2 and can name this Source as “Wdg 1 Current”.

Once the sources have been configured, the user has them available as selections for the choice of input signal for the protection elements and as metered quantities.

b) CT/VT MODULE CONFIGURATION

CT and VT input channels are contained in CT/VT modules. The type of input channel can be phase/neutral/other voltage, phase/ground current, or sensitive ground current. The CT/VT modules calculate total waveform RMS levels, fundamental frequency phasors, symmetrical components and harmonics for voltage or current, as allowed by the hardware in each channel. These modules may calculate other parameters as directed by the CPU module.

A CT/VT module contains up to eight input channels, numbered 1 through 8. The channel numbering corresponds to the module terminal numbering 1 through 8 and is arranged as follows: Channels 1, 2, 3 and 4 are always provided as a group, hereafter called a “bank,” and all four are either current or voltage, as are Channels 5, 6, 7 and 8. Channels 1, 2, 3 and 5, 6, 7 are arranged as phase A, B and C respectively. Channels 4 and 8 are either another current or voltage.

Banks are ordered sequentially from the block of lower-numbered channels to the block of higher-numbered channels, and from the CT/VT module with the lowest slot position letter to the module with the highest slot position letter, as follows:

INCREASING SLOT POSITION LETTER -->		
CT/VT MODULE 1	**CT/VT MODULE 2**	**CT/VT MODULE 3**
< bank 1 >	< bank 3 >	< bank 5 >
< bank 2 >	< bank 4 >	< bank 6 >

The UR platform allows for a maximum of three sets of three-phase voltages and six sets of three-phase currents. The result of these restrictions leads to the maximum number of CT/VT modules in a chassis to three. The maximum number of Sources is six. A summary of CT/VT module configurations is shown below.

ITEM	MAXIMUM NUMBER
CT/VT Module	3
CT Bank (3 phase channels, 1 ground channel)	6
VT Bank (3 phase channels, 1 auxiliary channel)	3

c) CT/VT INPUT CHANNEL CONFIGURATION

Upon relay startup, configuration settings for every bank of current or voltage input channels in the relay are automatically generated from the order code. Within each bank, a channel identification label is automatically assigned to each bank of channels in a given product. The ‘bank’ naming convention is based on the physical location of the channels, required by the user to know how to connect the relay to external circuits. Bank identification consists of the letter designation of the slot in which the CT/VT module is mounted as the first character, followed by numbers indicating the channel, either 1 or 5.

For three-phase channel sets, the number of the lowest numbered channel identifies the set. For example, F1 represents the three-phase channel set of F1/F2/F3, where F is the slot letter and 1 is the first channel of the set of three channels.

Upon startup, the CPU configures the settings required to characterize the current and voltage inputs, and will display them in the appropriate section in the sequence of the banks (as described above) as follows for a maximum configuration: F1, F5, L1, L5, S1, and S5.

The above section explains how the input channels are identified and configured to the specific application instrument transformers and the connections of these transformers. The specific parameters to be used by each measuring element and comparator, and some actual values are controlled by selecting a specific source. The source is a group of current and voltage input channels selected by the user to facilitate this selection. With this mechanism, a user does not have to make multiple selections of voltage and current for those elements that need both parameters, such as a distance element or a watt calculation. It also gathers associated parameters for display purposes.

The basic idea of arranging a source is to select a point on the power system where information is of interest. An application example of the grouping of parameters in a Source is a transformer winding, on which a three phase voltage is measured, and the sum of the currents from CTs on each of two breakers is required to measure the winding current flow.

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨ PASSWORD SECURITY



Two levels of password security are provided: **Command** and **Setting**. Operations under password supervision are:

- **COMMAND:** operating the breakers via faceplate keypad, changing the state of virtual inputs, clearing the event records, clearing the oscillography records, clearing fault reports, changing the date and time, clearing the breaker arcing amps, clearing energy records, clearing the data logger, user-programmable push-buttons
- **SETTING:** changing any setting, test mode operation

The Command and Setting passwords are defaulted to "Null" when the relay is shipped from the factory. When a password is set to "Null", the password security feature is disabled.

Programming a password code is required to enable each access level. A password consists of 1 to 10 numerical characters. When a **CHANGE ... PASSWORD** setting is set to "Yes", the following message sequence is invoked:

1. ENTER NEW PASSWORD: _____
2. VERIFY NEW PASSWORD: _____
3. NEW PASSWORD HAS BEEN STORED

To gain write access to a "Restricted" setting, set **ACCESS LEVEL** to "Setting" and then change the setting, or attempt to change the setting and follow the prompt to enter the programmed password. If the password is correctly entered, access will be allowed. If no keys are pressed for longer than 30 minutes or control power is cycled, accessibility will automatically revert to the "Restricted" level.

If an entered password is lost (or forgotten), consult the factory with the corresponding **ENCRYPTED PASSWORD**.

The L90 provides a means to raise an alarm upon failed password entry. Should password verification fail while accessing a password-protected level of the relay (either settings or commands), the UNAUTHORIZED ACCESS FlexLogic™ operand is asserted. The operand can be programmed to raise an alarm via contact outputs or communications. This feature can be used to protect against both unauthorized and accidental access attempts.

The UNAUTHORISED ACCESS operand is reset with the **COMMANDS ⇨⇩ CLEAR RECORDS ⇨⇩ RESET UNAUTHORISED ALARMS** command. Therefore, to apply this feature with security, the command level should be password-protected.

The operand does not generate events or targets. If these are required, the operand can be assigned to a digital element programmed with event logs and/or targets enabled.

NOTE **If the SETTING and COMMAND passwords are identical, this one password allows access to both commands and settings.**

NOTE **When EnerVista UR Setup is used to access a particular level, the user will continue to have access to that level as long as there are open windows in EnerVista UR Setup. To re-establish the Password Security feature, all URPC windows must be closed for at least 30 minutes.**

5

5.2.2 DISPLAY PROPERTIES

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ DISPLAY PROPERTIES



Some relay messaging characteristics can be modified to suit different situations using the display properties settings.

- **FLASH MESSAGE TIME:** Flash messages are status, warning, error, or information messages displayed for several seconds in response to certain key presses during setting programming. These messages override any normal messages. The duration of a flash message on the display can be changed to accommodate different reading rates.
- **DEFAULT MESSAGE TIMEOUT:** If the keypad is inactive for a period of time, the relay automatically reverts to a default message. The inactivity time is modified via this setting to ensure messages remain on the screen long enough during programming or reading of actual values.
- **DEFAULT MESSAGE INTENSITY:** To extend phosphor life in the vacuum fluorescent display, the brightness can be attenuated during default message display. During keypad interrogation, the display always operates at full brightness.
- **SCREEN SAVER FEATURE and SCREEN SAVER WAIT TIME:** These settings are only visible if the L90 has a liquid crystal display (LCD) and control its backlighting. When the **SCREEN SAVER FEATURE** is "Enabled", the LCD backlighting is turned off after the **DEFAULT MESSAGE TIMEOUT** followed by the **SCREEN SAVER WAIT TIME**, providing that no keys have been pressed and no target messages are active. When a keypress occurs or a target becomes active, the LCD backlighting is turned on.
- **CURRENT CUT-OFF LEVEL:** This setting modifies the current cut-off threshold. Very low currents (1 to 2% of the rated value) are very susceptible to noise. Some customers prefer very low currents to display as zero, while others prefer the current be displayed even when the value reflects noise rather than the actual signal. The L90 applies a cut-off value to the magnitudes and angles of the measured currents. If the magnitude is below the cut-off level, it is substituted with zero. This applies to phase and ground current phasors as well as true RMS values and symmetrical components. The cut-off operation applies to quantities used for metering, protection, and control, as well as those used by communications protocols. Note that the cut-off level for the sensitive ground input is 10 times lower that the **CURRENT CUT-OFF LEVEL** setting value. Raw current samples available via oscillography are not subject to cut-off. This setting does not affect the 87L metering cutoff, which is constantly at 0.02 pu.
- **VOLTAGE CUT-OFF LEVEL:** This setting modifies the voltage cut-off threshold. Very low secondary voltage measurements (at the fractional volt level) can be affected by noise. Some customers prefer these low voltages to be displayed as zero, while others prefer the voltage to be displayed even when the value reflects noise rather than the actual signal. The L90 applies a cut-off value to the magnitudes and angles of the measured voltages. If the magnitude is below the cut-off level, it is substituted with zero. This operation applies to phase and auxiliary voltages, and symmetrical components. The cut-off operation applies to quantities used for metering, protection, and control, as well as those used by communications protocols. Raw samples of the voltages available via oscillography are not subject cut-off. This setting relates to the actual measured voltage at the VT secondary inputs. It can be converted to per-unit values (pu) by dividing by the **PHASE VT SECONDARY** setting value. For example, a **PHASE VT SECONDARY** setting of "66.4 V" and a **VOLTAGE CUT-OFF LEVEL** setting of "1.0 V" gives a cut-off value of 1.0 V / 66.4 V = 0.015 pu.

The **CURRENT CUT-OFF LEVEL** and the **VOLTAGE CUT-OFF LEVEL** are used to determine the metered power cut-off levels. The power cut-off level is calculated as shown below. For Delta connections:

$$\text{3-phase power cut-off} = \frac{\sqrt{3} \times \textbf{CURRENT CUT-OFF LEVEL} \times \textbf{VOLTAGE CUT-OFF LEVEL} \times \text{VT primary} \times \text{CT primary}}{\text{VT secondary}} \quad \textbf{(EQ 5.3)}$$

For Wye connections:

$$\text{3-phase power cut-off} = \frac{3 \times \textbf{CURRENT CUT-OFF LEVEL} \times \textbf{VOLTAGE CUT-OFF LEVEL} \times \text{VT primary} \times \text{CT primary}}{\text{VT secondary}} \quad \textbf{(EQ 5.4)}$$

$$\text{per-phase power cut-off} = \frac{\textbf{CURRENT CUT-OFF LEVEL} \times \textbf{VOLTAGE CUT-OFF LEVEL} \times \text{VT primary} \times \text{CT primary}}{\text{VT secondary}} \quad \textbf{(EQ 5.5)}$$

where VT primary = VT secondary × VT ratio and CT primary = CT secondary × CT ratio.

For example, given the following settings:

CURRENT CUT-OFF LEVEL: “0.02 pu”
VOLTAGE CUT-OFF LEVEL: “1.0 V”
PHASE CT PRIMARY: “100 A”
PHASE VT SECONDARY: “66.4 V”
PHASE VT RATIO: “208.00 : 1"
PHASE VT CONNECTION: “Delta”.

We have:

CT primary = “100 A”, and
VT primary = **PHASE VT SECONDARY** x **PHASE VT RATIO** = 66.4 V x 208 = 13811.2 V

The power cut-off is therefore:

power cut-off = (**CURRENT CUT-OFF LEVEL** × **VOLTAGE CUT-OFF LEVEL** × CT primary × VT primary)/VT secondary
= ($\sqrt{3}$ × 0.02 pu × 1.0 V × 100 A × 13811.2 V) / 66.4 V
= 720.5 watts

Any calculated power value below this cut-off will not be displayed. As well, the three-phase energy data will not accumulate if the total power from all three phases does not exceed the power cut-off.

NOTE

Lower the VOLTAGE CUT-OFF LEVEL and CURRENT CUT-OFF LEVEL with care as the relay accepts lower signals as valid measurements. Unless dictated otherwise by a specific application, the default settings of “0.02 pu” for CURRENT CUT-OFF LEVEL and “1.0 V” for VOLTAGE CUT-OFF LEVEL are recommended.

5.2.3 CLEAR RELAY RECORDS

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ CLEAR RELAY RECORDS



Selected records can be cleared from user-programmable conditions with FlexLogic™ operands. Assigning user-programmable pushbuttons to clear specific records are typical applications for these commands. Since L90 responds to rising edges of the configured FlexLogic™ operands, they must be asserted for at least 50 ms to take effect.

Clearing records with user-programmable operands is not protected by the command password. However, user-programmable pushbuttons are protected by the command password. Thus, if they are used to clear records, the user-programmable pushbuttons can provide extra security if required.

For example, to assign User-Programmable Pushbutton 1 to clear demand records, the following settings should be applied.

1. Assign the clear demand function to Pushbutton 1 by making the following change in the SETTINGS ⇨ PRODUCT SETUP ⇨⇩ CLEAR RELAY RECORDS menu:

   CLEAR DEMAND: "PUSHBUTTON 1 ON"

2. Set the properties for User-Programmable Pushbutton 1 by making the following changes in the SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-PROGRAMMABLE PUSHBUTTONS ⇨ USER PUSHBUTTON 1 menu:

   PUSHBUTTON 1 FUNCTION: "Self-reset"
   PUSHBTN 1 DROP-OUT TIME: "0.20 s"

a) MAIN MENU

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ COMMUNICATIONS

■ COMMUNICATIONS ■		■ SERIAL PORTS ■	See below.
	MESSAGE	■ NETWORK ■	See page 5–12.
	MESSAGE	■ MODBUS PROTOCOL ■	See page 5–12.
	MESSAGE	■ DNP PROTOCOL ■	See page 5–12.
	MESSAGE	■ UCA/MMS PROTOCOL ■	See page 5–15.
	MESSAGE	■ WEB SERVER ■ HTTP PROTOCOL	See page 5–15.
	MESSAGE	■ TFTP PROTOCOL ■	See page 5–15.
	MESSAGE	■ IEC 60870-5-104 ■ PROTOCOL	See page 5–16.
	MESSAGE	■ SNTP PROTOCOL ■	See page 5–17.

b) SERIAL PORTS

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ COMMUNICATIONS ⇨ SERIAL PORTS

■ SERIAL PORTS ■		RS485 COM1 BAUD RATE: 19200	Range: 300, 1200, 2400, 4800, 9600, 14400, 19200, 28800, 33600, 38400, 57600, 115200. Only active if CPU 9A is ordered.
	MESSAGE	RS485 COM1 PARITY: None	Range: None, Odd, Even Only active if CPU Type 9A is ordered
	MESSAGE	RS485 COM1 RESPONSE MIN TIME: 0 ms	Range: 0 to 1000 ms in steps of 10 Only active if CPU Type 9A is ordered
	MESSAGE	RS485 COM2 BAUD RATE: 19200	Range: 300, 1200, 2400, 4800, 9600, 14400, 19200, 28800, 33600, 38400, 57600, 115200
	MESSAGE	RS485 COM2 PARITY: None	Range: None, Odd, Even
	MESSAGE	RS485 COM2 RESPONSE MIN TIME: 0 ms	Range: 0 to 1000 ms in steps of 10

The L90 is equipped with up to 3 independent serial communication ports. The faceplate RS232 port is intended for local use and is fixed at 19200 baud and no parity. The rear COM1 port type will depend on the CPU ordered: it may be either an Ethernet or an RS485 port. The rear COM2 port is RS485. The RS485 ports have settings for baud rate and parity. It is important that these parameters agree with the settings used on the computer or other equipment that is connected to these ports. Any of these ports may be connected to a personal computer running EnerVista UR Setup. This software is used for downloading or uploading setting files, viewing measured parameters, and upgrading the relay firmware to the latest version. A maximum of 32 relays can be daisy-chained and connected to a DCS, PLC or PC using the RS485 ports.

NOTE

For each RS485 port, the minimum time before the port will transmit after receiving data from a host can be set. This feature allows operation with hosts which hold the RS485 transmitter active for some time after each transmission.

c) NETWORK

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ COMMUNICATIONS ⇨⇩ NETWORK



These messages appear only if the L90 is ordered with an Ethernet card.

The IP addresses are used with DNP/Network, Modbus/TCP, MMS/UCA2, IEC 60870-5-104, TFTP, and HTTP protocols. The NSAP address is used with the MMS/UCA2 protocol over the OSI (CLNP/TP4) stack only. Each network protocol has a setting for the **TCP/UDP PORT NUMBER**. These settings are used only in advanced network configurations and should normally be left at their default values, but may be changed if required (for example, to allow access to multiple URs behind a router). By setting a different **TCP/UDP PORT NUMBER** for a given protocol on each UR, the router can map the URs to the same external IP address. The client software (URPC, for example) must be configured to use the correct port number if these settings are used.

5

NOTE

When the NSAP address, any TCP/UDP Port Number, or any User Map setting (when used with DNP) is changed, it will not become active until power to the relay has been cycled (OFF/ON).

WARNING

Do not set more than one protocol to use the same TCP/UDP PORT NUMBER, as this will result in unreliable operation of those protocols.

d) MODBUS PROTOCOL

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ COMMUNICATIONS ⇨⇩ MODBUS PROTOCOL



The serial communication ports utilize the Modbus protocol, unless configured for DNP operation (see the DNP Protocol description below). This allows the EnerVista UR Setup software to be used. The UR operates as a Modbus slave device only. When using Modbus protocol on the RS232 port, the L90 will respond regardless of the **MODBUS SLAVE ADDRESS** programmed. For the RS485 ports each L90 must have a unique address from 1 to 254. Address 0 is the broadcast address which all Modbus slave devices listen to. Addresses do not have to be sequential, but no two devices can have the same address or conflicts resulting in errors will occur. Generally, each device added to the link should use the next higher address starting at 1. Refer to Appendix B for more information on the Modbus protocol.

e) DNP PROTOCOL

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ COMMUNICATIONS ⇨⇩ DNP PROTOCOL



MESSAGE
DNP TCP/UDP PORT NUMBER: 20000
Range: 1 to 65535 in steps of 1

MESSAGE
DNP UNSOL RESPONSE FUNCTION: Disabled
Range: Enabled, Disabled

MESSAGE
DNP UNSOL RESPONSE TIMEOUT: 5 s
Range: 0 to 60 s in steps of 1

MESSAGE
DNP UNSOL RESPONSE MAX RETRIES: 10
Range: 1 to 255 in steps of 1

MESSAGE
DNP UNSOL RESPONSE DEST ADDRESS: 1
Range: 0 to 65519 in steps of 1

MESSAGE
USER MAP FOR DNP ANALOGS: Disabled
Range: Enabled, Disabled

MESSAGE
NUMBER OF SOURCES IN ANALOG LIST: 1
Range: 1 to 2 in steps of 1

MESSAGE
DNP CURRENT SCALE FACTOR: 1
Range: 0.01. 0.1, 1, 10, 100, 1000

MESSAGE
DNP VOLTAGE SCALE FACTOR: 1
Range: 0.01. 0.1, 1, 10, 100, 1000

MESSAGE
DNP POWER SCALE FACTOR: 1
Range: 0.01. 0.1, 1, 10, 100, 1000

MESSAGE
DNP ENERGY SCALE FACTOR: 1
Range: 0.01. 0.1, 1, 10, 100, 1000

MESSAGE
DNP OTHER SCALE FACTOR: 1
Range: 0.01. 0.1, 1, 10, 100, 1000

MESSAGE
DNP CURRENT DEFAULT DEADBAND: 30000
Range: 0 to 65535 in steps of 1

MESSAGE
DNP VOLTAGE DEFAULT DEADBAND: 30000
Range: 0 to 65535 in steps of 1

MESSAGE
DNP POWER DEFAULT DEADBAND: 30000
Range: 0 to 65535 in steps of 1

MESSAGE
DNP ENERGY DEFAULT DEADBAND: 30000
Range: 0 to 65535 in steps of 1

MESSAGE
DNP OTHER DEFAULT DEADBAND: 30000
Range: 0 to 65535 in steps of 1

MESSAGE
DNP TIME SYNC IIN PERIOD: 1440 min
Range: 1 to 10080 min. in steps of 1

MESSAGE
DNP MESSAGE FRAGMENT SIZE: 240
Range: 30 to 2048 in steps of 1

MESSAGE
■ DNP BINARY INPUTS
■ USER MAP

The L90 supports the Distributed Network Protocol (DNP) version 3.0. The L90 can be used as a DNP slave device connected to a single DNP master (usually an RTU or a SCADA master station). Since the L90 maintains one set of DNP data change buffers and connection information, only one DNP master should actively communicate with the L90 at one time. The **DNP PORT** setting selects the communications port assigned to the DNP protocol; only a single port can be assigned. Once DNP is assigned to a serial port, the Modbus protocol is disabled on that port. Note that COM1 can be used only in non-ethernet UR relays. When this setting is set to "Network", the DNP protocol can be used over either TCP/IP or UDP/IP.

Refer to Appendix E for more information on the DNP protocol. The **DNP ADDRESS** setting is the DNP slave address. This number identifies the L90 on a DNP communications link. Each DNP slave should be assigned a unique address. The **DNP NETWORK CLIENT ADDRESS** setting can force the L90 to respond to a maximum of five specific DNP masters.

The **DNP UNSOL RESPONSE FUNCTION** should be "Disabled" for RS485 applications since there is no collision avoidance mechanism. The **DNP UNSOL RESPONSE TIMEOUT** sets the time the L90 waits for a DNP master to confirm an unsolicited response. The **DNP UNSOL RESPONSE MAX RETRIES** setting determines the number of times the L90 retransmits an unsolicited response without receiving confirmation from the master; a value of "255" allows infinite re-tries. The **DNP UNSOL RESPONSE DEST ADDRESS** is the DNP address to which all unsolicited responses are sent. The IP address to which unsolicited responses are sent is determined by the L90 from the current TCP connection or the most recent UDP message.

The **USER MAP FOR DNP ANALOGS** setting allows the large pre-defined Analog Inputs points list to be replaced by the much smaller Modbus User Map. This can be useful for users wishing to read only selected Analog Input points from the L90. See Appendix E for more information.

The **NUMBER OF SOURCES IN ANALOG LIST** setting allows the selection of the number of current/voltage source values that are included in the Analog Inputs points list. This allows the list to be customized to contain data for only the sources that are configured. This setting is relevant only when the User Map is not used.

The **DNP SCALE FACTOR** settings are numbers used to scale Analog Input point values. These settings group the L90 Analog Input data into types: current, voltage, power, energy, and other. Each setting represents the scale factor for all Analog Input points of that type. For example, if the **DNP VOLTAGE SCALE FACTOR** setting is set to a value of 1000, all DNP Analog Input points that are voltages will be returned with values 1000 times smaller (e.g. a value of 72000 V on the L90 will be returned as 72). These settings are useful when Analog Input values must be adjusted to fit within certain ranges in DNP masters. Note that a scale factor of 0.1 is equivalent to a multiplier of 10 (i.e. the value will be 10 times larger).

The **DNP DEFAULT DEADBAND** settings determine when to trigger unsolicited responses containing Analog Input data. These settings group the L90 Analog Input data into types: current, voltage, power, energy, and other. Each setting represents the default deadband value for all Analog Input points of that type. For example, to trigger unsolicited responses from the L90 when any current values change by 15 A, the **DNP CURRENT DEFAULT DEADBAND** setting should be set to "15". Note that these settings are the deadband default values. DNP Object 34 points can be used to change deadband values, from the default, for each individual DNP Analog Input point. Whenever power is removed and re-applied to the L90, the default deadbands will be in effect.

The **DNP TIME SYNC IIN PERIOD** setting determines how often the Need Time Internal Indication (IIN) bit is set by the L90. Changing this time allows the DNP master to send time synchronization commands more or less often, as required.

The **DNP MESSAGE FRAGMENT SIZE** setting determines the size, in bytes, at which message fragmentation occurs. Large fragment sizes allow for more efficient throughput; smaller fragment sizes cause more application layer confirmations to be necessary which can provide for more robust data transfer over noisy communication channels.

The **DNP BINARY INPUTS USER MAP** setting allows for the creation of a custom DNP Binary Inputs points list. The default DNP Binary Inputs list on the L90 contains 928 points representing various binary states (contact inputs and outputs, virtual inputs and outputs, protection element states, etc.). If not all of these points are required in the DNP master, a custom Binary Inputs points list can be created by selecting up to 58 blocks of 16 points. Each block represents 16 Binary Input points. Block 1 represents Binary Input points 0 to 15, block 2 represents Binary Input points 16 to 31, block 3 represents Binary Input points 32 to 47, etc. The minimum number of Binary Input points that can be selected is 16 (1 block). If all of the **BIN INPUT BLOCK X** settings are set to "Not Used", the standard list of 928 points will be in effect. The L90 will form the Binary Inputs points list from the **BIN INPUT BLOCK X** settings up to the first occurrence of a setting value of "Not Used".

NOTE

When using the User Maps for DNP data points (Analog Inputs and/or Binary Inputs) for relays with ethernet installed, check the "DNP Points Lists" L90 web page to ensure the desired points lists are created. This web page can be viewed using a web browser by entering the L90 IP address to access the L90 "Main Menu", then by selecting the "Device Information Menu" > "DNP Points Lists" menu item.

f) UCA/MMS PROTOCOL

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ COMMUNICATIONS ⇨⇩ UCA/MMS PROTOCOL

■ UCA/MMS PROTOCOL ■		DEFAULT GOOSE UPDATE TIME: 60 s	Range: 1 to 60 s in steps of 1. See UserSt Bit Pairs in the Remote Outputs section of this Chapter.
	MESSAGE	UCA LOGICAL DEVICE: UCADevice	Range: Up to 16 alphanumeric characters representing the name of the UCA logical device.
	MESSAGE	UCA/MMS TCP PORT NUMBER: 102	Range: 1 to 65535 in steps of 1
	MESSAGE	GOOSE FUNCTION: Enabled	Range: Disabled, Enabled
	MESSAGE	GLOBE.ST.LocRemDS: Off	Range: FlexLogic™ operand

The L90 supports the Manufacturing Message Specification (MMS) protocol as specified by the Utility Communication Architecture (UCA). UCA/MMS is supported over two protocol stacks: TCP/IP over ethernet and TP4/CLNP (OSI) over ethernet. The L90 operates as a UCA/MMS server. The Remote Inputs/Outputs section in this chapter describe the peer-to-peer GOOSE message scheme.

The **UCA LOGICAL DEVICE** setting represents the MMS domain name (UCA logical device) where all UCA objects are located. The **GOOSE FUNCTION** setting allows for the blocking of GOOSE messages from the L90. This can be used during testing or to prevent the relay from sending GOOSE messages during normal operation. The **GLOBE.ST.LocRemDS** setting selects a FlexLogic™ operand to provide the state of the UCA GLOBE.ST.LocRemDS data item. Refer to Appendix C: UCA/MMS Communications for additional details on the L90 UCA/MMS support.

g) WEB SERVER HTTP PROTOCOL

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ COMMUNICATIONS ⇨⇩ WEB SERVER HTTP PROTOCOL

■ WEB SERVER ■ HTTP PROTOCOL		HTTP TCP PORT NUMBER: 80	Range: 1 to 65535 in steps of 1

The L90 contains an embedded web server and is capable of transferring web pages to a web browser such as Microsoft Internet Explorer or Netscape Navigator. This feature is available only if the L90 has the ethernet option installed. The web pages are organized as a series of menus that can be accessed starting at the L90 “Main Menu”. Web pages are available showing DNP and IEC 60870-5-104 points lists, Modbus registers, Event Records, Fault Reports, etc. The web pages can be accessed by connecting the UR and a computer to an ethernet network. The Main Menu will be displayed in the web browser on the computer simply by entering the IP address of the L90 into the “Address” box on the web browser.

h) TFTP PROTOCOL

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ COMMUNICATIONS ⇨⇩ TFTP PROTOCOL

■ TFTP PROTOCOL ■		TFTP MAIN UDP PORT NUMBER: 69	Range: 1 to 65535 in steps of 1
	MESSAGE	TFTP DATA UDP PORT 1 NUMBER: 0	Range: 0 to 65535 in steps of 1
	MESSAGE	TFTP DATA UDP PORT 2 NUMBER: 0	Range: 0 to 65535 in steps of 1

The Trivial File Transfer Protocol (TFTP) can be used to transfer files from the UR over a network. The L90 operates as a TFTP server. TFTP client software is available from various sources, including Microsoft Windows NT. The `dir.txt` file obtained from the L90 contains a list and description of all available files (event records, oscillography, etc.).

i) IEC 60870-5-104 PROTOCOL

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ COMMUNICATIONS ⇨⇩ IEC 60870-5-104 PROTOCOL



The L90 supports the IEC 60870-5-104 protocol. The L90 can be used as an IEC 60870-5-104 slave device connected to a single master (usually either an RTU or a SCADA master station). Since the L90 maintains one set of IEC 60870-5-104 data change buffers, only one master should actively communicate with the L90 at one time. For situations where a second master is active in a "hot standby" configuration, the UR supports a second IEC 60870-5-104 connection providing the standby master sends only IEC 60870-5-104 Test Frame Activation messages for as long as the primary master is active.

The **NUMBER OF SOURCES IN MMENC1 LIST** setting allows the selection of the number of current/voltage source values that are included in the M_ME_NC_1 (Measured value, short floating point) Analog points list. This allows the list to be customized to contain data for only the sources that are configured.

The **IEC ------- DEFAULT THRESHOLD** settings are the values used by the UR to determine when to trigger spontaneous responses containing M_ME_NC_1 analog data. These settings group the UR analog data into types: current, voltage, power, energy, and other. Each setting represents the default threshold value for all M_ME_NC_1 analog points of that type. For example, in order to trigger spontaneous responses from the UR when any current values change by 15 A, the **IEC CURRENT DEFAULT THRESHOLD** setting should be set to 15. Note that these settings are the default values of the deadbands. P_ME_NC_1 (Parameter of measured value, short floating point value) points can be used to change threshold values, from the default, for each individual M_ME_NC_1 analog point. Whenever power is removed and re-applied to the UR, the default thresholds will be in effect.

NOTE

The IEC 60870-5-104 and DNP protocols can not be used at the same time. When the IEC 60870-5-104 FUNCTION setting is set to "Enabled", the DNP protocol will not be operational. When this setting is changed it will not become active until power to the relay has been cycled (Off/On).

j) SNTP PROTOCOL

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ COMMUNICATIONS ⇨⇩ SNTP PROTOCOL



The L90 supports the Simple Network Time Protocol specified in RFC-2030. With SNTP, the L90 can obtain clock time over an Ethernet network. The L90 acts as an SNTP client to receive time values from an SNTP/NTP server, usually a dedicated product using a GPS receiver to provide an accurate time. Both unicast and broadcast SNTP are supported.

If SNTP functionality is enabled at the same time as IRIG-B, the IRIG-B signal provides the time value to the L90 clock for as long as a valid signal is present. If the IRIG-B signal is removed, the time obtained from the SNTP server is used. If either SNTP or IRIG-B is enabled, the L90 clock value cannot be changed using the front panel keypad.

To use SNTP in unicast mode, **SNTP SERVER IP ADDR** must be set to the SNTP/NTP server IP address. Once this address is set and **SNTP FUNCTION** is "Enabled", the L90 attempts to obtain time values from the SNTP/NTP server. Since many time values are obtained and averaged, it generally takes three to four minutes until the L90 clock is closely synchronized with the SNTP/NTP server. It may take up to two minutes for the L90 to signal an SNTP self-test error if the server is offline.

To use SNTP in broadcast mode, set the **SNTP SERVER IP ADDR** setting to "0.0.0.0" and **SNTP FUNCTION** to "Enabled". The L90 then listens to SNTP messages sent to the "all ones" broadcast address for the subnet. The L90 waits up to eighteen minutes (>1024 seconds) without receiving an SNTP broadcast message before signaling an SNTP self-test error.

The UR does not support the multicast or anycast SNTP functionality.

5.2.5 MODBUS USER MAP

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ MODBUS USER MAP



The Modbus User Map provides read-only access for up to 256 registers. To obtain a memory map value, enter the desired address in the **ADDRESS** line (this value must be converted from hex to decimal format). The corresponding value is displayed in the **VALUE** line. A value of "0" in subsequent register **ADDRESS** lines automatically returns values for the previous **ADDRESS** lines incremented by "1". An address value of "0" in the initial register means "none" and values of "0" will be displayed for all registers. Different **ADDRESS** values can be entered as required in any of the register positions.

NOTE

These settings can also be used with the DNP protocol. See the DNP Analog Input Points section in Appendix E for details.

5.2.6 REAL TIME CLOCK

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ REAL TIME CLOCK

NOTE

If the L90 Channel Asymmetry function is enabled, the IRIG-B input must be connected to the GPS receiver and the proper receiver signal type assigned.

The date and time for the relay clock can be synchronized to other relays using an IRIG-B signal. It has the same accuracy as an electronic watch, approximately ±1 minute per month. An IRIG-B signal may be connected to the relay to synchronize the clock to a known time base and to other relays. If an IRIG-B signal is used, only the current year needs to be entered. See also the COMMANDS ⇩ SET DATE AND TIME menu for manually setting the relay clock.

5.2.7 FAULT REPORT

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ FAULT REPORT



The fault report stores data, in non-volatile memory, pertinent to an event when triggered. The captured data includes:

- Name of the relay, programmed by the user
- Date and time of trigger
- Name of trigger (specific operand)
- Active setting group
- Pre-fault current and voltage phasors (one-quarter cycle before the trigger)
- Fault current and voltage phasors (three-quarter cycle after the trigger)
- Target Messages that are set at the time of triggering
- Events (9 before trigger and 7 after trigger)

The captured data also includes the fault type and the distance to the fault location, as well as the reclose shot number (when applicable) The Fault Locator does not report fault type or location if the source VTs are connected in the Delta configuration.

The trigger can be any FlexLogic™ operand, but in most applications it is expected to be the same operand, usually a virtual output, that is used to drive an output relay to trip a breaker. To prevent the overwriting of fault events, the disturbance detector should not be used to trigger a fault report.

If a number of protection elements are ORed to create a fault report trigger, the first operation of any element causing the OR gate output to become high triggers a fault report. However, If other elements operate during the fault and the first operated element has not been reset (the OR gate output is still high), the fault report is not triggered again. Considering the reset time of protection elements, there is very little chance that fault report can be triggered twice in this manner. As the fault report must capture a usable amount of pre and post-fault data, it can not be triggered faster than every 20 ms.

Each fault report is stored as a file; the relay capacity is ten files. An eleventh trigger overwrites the oldest file. The operand selected as the fault report trigger automatically triggers an oscillography record which can also be triggered independently.

EnerVista UR Setup is required to view all captured data. The relay faceplate display can be used to view the date and time of trigger, the fault type, the distance location of the fault, and the reclose shot number

The **FAULT REPORT SOURCE** setting selects the Source for input currents and voltages and disturbance detection. The **FAULT REPORT TRIG** setting assigns the FlexLogic™ operand representing the protection element/elements requiring operational fault location calculations. The distance to fault calculations are initiated by this signal.

See also SETTINGS ⇩ SYSTEM SETUP ⇨⇩ LINE menu for specifying line characteristics and the ACTUAL VALUES ⇩ RECORDS ⇨ FAULT REPORTS menu.

5.2.8 OSCILLOGRAPHY

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ OSCILLOGRAPHY



Oscillography records contain waveforms captured at the sampling rate as well as other relay data at the point of trigger. Oscillography records are triggered by a programmable FlexLogic™ operand. Multiple oscillography records may be captured simultaneously.

The **NUMBER OF RECORDS** is selectable, but the number of cycles captured in a single record varies considerably based on other factors such as sample rate and the number of operational CT/VT modules. There is a fixed amount of data storage for oscillography; the more data captured, the less the number of cycles captured per record. See the ACTUAL VALUES ⇨⇩ RECORDS ⇨⇩ OSCILLOGRAPHY menu to view the number of cycles captured per record. The following table provides example configurations with corresponding cycles/record.

NOTE

As mentioned above, the cycles/record values shown in the table below are dependent on a number of factors, including the number of modules and which relay features are enabled. The cyles/record values below are for illustration purposes only – the actual values displayed may differ significantly.

Table 5–1: OSCILLOGRAPHY CYCLES/RECORD EXAMPLE

# RECORDS	# CT/VTS	SAMPLE RATE	# DIGITALS	# ANALOGS	CYCLES/ RECORD
1	1	8	0	0	2049.0
1	1	16	16	0	922.0
8	1	16	16	0	276.0
8	1	16	16	4	263.0
8	2	16	16	4	93.5
8	2	16	64	16	93.5
8	2	32	64	16	57.6
8	2	64	64	16	32.3
32	2	64	64	16	9.5

A new record may automatically overwrite an older record if **TRIGGER MODE** is set to “Automatic Overwrite”.

The **TRIGGER POSITION** is programmable as a percent of the total buffer size (e.g. 10%, 50%, 75%, etc.). A trigger position of 25% consists of 25% pre- and 75% post-trigger data.

The **TRIGGER SOURCE** is always captured in oscillography and may be any FlexLogic™ parameter (element state, contact input, virtual output, etc.). The relay sampling rate is 64 samples per cycle.

The **AC INPUT WAVEFORMS** setting determines the sampling rate at which AC input signals (i.e. current and voltage) are stored. Reducing the sampling rate allows longer records to be stored. This setting has no effect on the internal sampling rate of the relay which is always 64 samples per cycle, i.e. it has no effect on the fundamental calculations of the device.

An **ANALOG CHANNEL** setting selects the metering actual value recorded in an oscillography trace. The length of each oscillography trace depends in part on the number of parameters selected here. Parameters set to ‘Off’ are ignored. The parameters available in a given relay are dependent on: (a) the type of relay, (b) the type and number of CT/VT hardware modules installed, and (c) the type and number of Analog Input hardware modules installed. Upon startup, the relay will automatically prepare the parameter list. A list of all possible analog metering actual value parameters is presented in Appendix A: FlexAnalog Parameters. The parameter index number shown in any of the tables is used to expedite the selection of the parameter on the relay display. It can be quite time-consuming to scan through the list of parameters via the relay keypad/ display - entering this number via the relay keypad will cause the corresponding parameter to be displayed.

All eight CT/VT module channels are stored in the oscillography file. The CT/VT module channels are named as follows:

<slot_letter><terminal_number>—<I or *V><phase A*, *B*, or *C*, or *4th input>*

The fourth current input in a bank is called IG, and the fourth voltage input in a bank is called VX. For example, F2-IB designates the IB signal on Terminal 2 of the CT/VT module in slot F. If there are no CT/VT modules and Analog Input modules, no analog traces will appear in the file; only the digital traces will appear.

WARNING

When the NUMBER OF RECORDS setting is altered, all oscillography records will be CLEARED.

5.2.9 DATA LOGGER

PATH: SETTINGS ⇨⇩ PRODUCT SETUP ⇨⇩ DATA LOGGER



The data logger samples and records up to 16 analog parameters at a user-defined sampling rate. This recorded data may be downloaded to the EnerVista UR Setup software and displayed with 'parameters' on the vertical axis and 'time' on the horizontal axis. All data is stored in non-volatile memory, meaning that the information is retained when power to the relay is lost.

For a fixed sampling rate, the data logger can be configured with a few channels over a long period or a larger number of channels for a shorter period. The relay automatically partitions the available memory between the channels in use.

NOTE **Changing any setting affecting Data Logger operation will clear any data that is currently in the log.**

- **DATA LOGGER RATE:** This setting selects the time interval at which the actual value data will be recorded.
- **DATA LOGGER CHNL 1(16):** This setting selects the metering actual value that is to be recorded in Channel 1(16) of the data log. The parameters available in a given relay are dependent on: the type of relay, the type and number of CT/VT hardware modules installed, and the type and number of Analog Input hardware modules installed. Upon startup, the relay will automatically prepare the parameter list. A list of all possible analog metering actual value parameters is shown in Appendix A: FlexAnalog Parameters. The parameter index number shown in any of the tables is used to expedite the selection of the parameter on the relay display. It can be quite time-consuming to scan through the list of parameters via the relay keypad/display – entering this number via the relay keypad will cause the corresponding parameter to be displayed.
- **DATA LOGGER CONFIG:** This display presents the total amount of time the Data Logger can record the channels not selected to "Off" without over-writing old data.

5.2.10 DEMAND

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ DEMAND



The relay measures current demand on each phase, and three-phase demand for real, reactive, and apparent power. Current and Power methods can be chosen separately for the convenience of the user. Settings are provided to allow the user to emulate some common electrical utility demand measuring techniques, for statistical or control purposes. If the **CRNT DEMAND METHOD** is set to "Block Interval" and the **DEMAND TRIGGER** is set to “Off”, Method 2 is used (see below). If **DEMAND TRIGGER** is assigned to any other FlexLogic™ operand, Method 2a is used (see below).

The relay can be set to calculate demand by any of three methods as described below:

CALCULATION METHOD 1: THERMAL EXPONENTIAL

This method emulates the action of an analog peak recording thermal demand meter. The relay measures the quantity (RMS current, real power, reactive power, or apparent power) on each phase every second, and assumes the circuit quantity remains at this value until updated by the next measurement. It calculates the 'thermal demand equivalent' based on the following equation:

$$d(t) = D(1 - e^{-kt}) \quad \textbf{(EQ 5.6)}$$

where: d = demand value after applying input quantity for time t (in minutes)
D = input quantity (constant)
k = 2.3 / thermal 90% response time.

The 90% thermal response time characteristic of 15 minutes is illustrated below. A setpoint establishes the time to reach 90% of a steady-state value, just as the response time of an analog instrument. A steady state value applied for twice the response time will indicate 99% of the value.



Figure 5–2: THERMAL DEMAND CHARACTERISTIC

CALCULATION METHOD 2: BLOCK INTERVAL

This method calculates a linear average of the quantity (RMS current, real power, reactive power, or apparent power) over the programmed demand time interval, starting daily at 00:00:00 (i.e. 12:00 am). The 1440 minutes per day is divided into the number of blocks as set by the programmed time interval. Each new value of demand becomes available at the end of each time interval.

CALCULATION METHOD 2a: BLOCK INTERVAL (with Start Demand Interval Logic Trigger)

This method calculates a linear average of the quantity (RMS current, real power, reactive power, or apparent power) over the interval between successive Start Demand Interval logic input pulses. Each new value of demand becomes available at the end of each pulse. Assign a FlexLogic™ operand to the **DEMAND TRIGGER** setting to program the input for the new demand interval pulses.

NOTE

If no trigger is assigned in the **DEMAND TRIGGER** setting and the **CRNT DEMAND METHOD** is "Block Interval", use calculating method #2. If a trigger is assigned, the maximum allowed time between 2 trigger signals is 60 minutes. If no trigger signal appears within 60 minutes, demand calculations are performed and available and the algorithm resets and starts the new cycle of calculations. The minimum required time for trigger contact closure is 20 μs.

CALCULATION METHOD 3: ROLLING DEMAND

This method calculates a linear average of the quantity (RMS current, real power, reactive power, or apparent power) over the programmed demand time interval, in the same way as Block Interval. The value is updated every minute and indicates the demand over the time interval just preceding the time of update.

a) MAIN MENU

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-PROGRAMMABLE LEDS



b) LED TEST

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-PROGRAMMABLE LEDS ⇨ LED TEST



When enabled, the LED Test can be initiated from any digital input or user-programmable condition such as user-programmable pushbutton. The control operand is configured under the **LED TEST CONTROL** setting. The test covers all LEDs, including the LEDs of the optional user-programmable pushbuttons.

The test consists of three stages.

Stage 1: All 62 LEDs on the relay are illuminated. This is a quick test to verify if any of the LEDs is "burned". This stage lasts as long as the control input is on, up to a maximum of 1 minute. After 1 minute, the test will end.

Stage 2: All the LEDs are turned off, and then one LED at a time turns on for 1 second, then back off. The test routine starts at the top left panel, moving from the top to bottom of each LED column. This test checks for hardware failures that lead to more than one LED being turned on from a single logic point. This stage can be interrupted at any time.

Stage 3: All the LEDs are turned on. One LED at a time turns off for 1 second, then back on. The test routine starts at the top left panel moving from top to bottom of each column of the LEDs. This test checks for hardware failures that lead to more than one LED being turned off from a single logic point. This stage can be interrupted at any time.

When testing is in progress, the LEDs are controlled by the test sequence, rather than the protection, control, and monitoring features. However, the LED control mechanism accepts all the changes to LED states generated by the relay and stores the actual LED states (On or Off) in memory. When the test completes, the LEDs reflect the actual state resulting from relay response during testing. The Reset pushbutton will not clear any targets when the LED Test is in progress.

A dedicated FlexLogic™ operand, LED TEST IN PROGRESS, is set for the duration of the test. When the test sequence is initiated, the LED Test Initiated event is stored in the Event Recorder.

The entire test procedure is user-controlled. In particular, Stage 1 can last as long as necessary, and Stages 2 and 3 can be interrupted. The test responds to the position and rising edges of the control input defined by the **LED TEST CONTROL** setting. The control pulses must last at least 250 ms to take effect. The following diagram explains how the test is executed.



Figure 5–3: LED TEST SEQUENCE

APPLICATION EXAMPLE 1:

Assume one needs to check if any of the LEDs is "burned" through User-Programmable Pushbutton 1. The following settings should be applied.

Configure User-Programmable Pushbutton 1 by making the following entries in the **SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-PROGRAMMABLE PUSHBUTTONS ⇨ USER PUSHBUTTON 1** menu:

PUSHBUTTON 1 FUNCTION: "Self-reset"
PUSHBTN 1 DROP-OUT TIME: "0.10 s"

Configure the LED test to recognize User-Programmable Pushbutton 1 by making the following entries in the **SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-PROGRAMMABLE LEDS ⇨ LED TEST** menu:

LED TEST FUNCTION: "Enabled"
LED TEST CONTROL: "PUSHBUTTON 1 ON"

The test will be initiated when the User-Programmable Pushbutton 1 is pressed. The pushbutton should remain pressed for as long as the LEDs are being visually inspected. When finished, the pushbutton should be released. The relay will then automatically start Stage 2. At this point forward, test may be aborted by pressing the pushbutton.

APPLICATION EXAMPLE 2:

Assume one needs to check if any LEDs are "burned" as well as exercise one LED at a time to check for other failures. This is to be performed via User-Programmable Pushbutton 1.

After applying the settings in Application Example 1, hold down the pushbutton as long as necessary to test all LEDs. Next, release the pushbutton to automatically start Stage 2. Once Stage 2 has started, the pushbutton can be released. When Stage 2 is completed, Stage 3 will automatically start. The test may be aborted at any time by pressing the pushbutton.

c) TRIP AND ALARM LEDS

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-PROGRAMMABLE LEDS ⇨⇩ TRIP & ALARM LEDS



The Trip and Alarm LEDs are on LED Panel 1. Each indicator can be programmed to become illuminated when the selected FlexLogic™ operand is in the Logic 1 state.

d) USER-PROGRAMMABLE LED 1(48)

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-PROGRAMMABLE LEDS ⇨⇩ USER-PROGRAMMABLE LED 1(48)



There are 48 amber LEDs across the relay faceplate LED panels. Each of these indicators can be programmed to illuminate when the selected FlexLogic™ operand is in the Logic 1 state.

- LEDs 1 through 24 inclusive are on LED Panel 2; LEDs 25 through 48 inclusive are on LED Panel 3.

Refer to the LED Indicators section in Chapter 4 for the locations of these indexed LEDs. This menu selects the operands to control these LEDs. Support for applying user-customized labels to these LEDs is provided. If the **LED X TYPE** setting is "Self-Reset" (default setting), the LED illumination will track the state of the selected LED operand. If the **LED X TYPE** setting is 'Latched', the LED, once lit, remains so until reset by the faceplate RESET button, from a remote device via a communications channel, or from any programmed operand, even if the LED operand state de-asserts.

5

Table 5–2: RECOMMENDED SETTINGS FOR LED PANEL 2 LABELS

SETTING	PARAMETER	SETTING	PARAMETER
LED 1 Operand	SETTING GROUP ACT 1	LED 13 Operand	Off
LED 2 Operand	SETTING GROUP ACT 2	LED 14 Operand	BREAKER 2 OPEN
LED 3 Operand	SETTING GROUP ACT 3	LED 15 Operand	BREAKER 2 CLOSED
LED 4 Operand	SETTING GROUP ACT 4	LED 16 Operand	BREAKER 2 TROUBLE
LED 5 Operand	SETTING GROUP ACT 5	LED 17 Operand	SYNC 1 SYNC OP
LED 6 Operand	SETTING GROUP ACT 6	LED 18 Operand	SYNC 2 SYNC OP
LED 7 Operand	Off	LED 19 Operand	Off
LED 8 Operand	Off	LED 20 Operand	Off
LED 9 Operand	BREAKER 1 OPEN	LED 21 Operand	AR ENABLED
LED 10 Operand	BREAKER 1 CLOSED	LED 22 Operand	AR DISABLED
LED 11 Operand	BREAKER 1 TROUBLE	LED 23 Operand	AR RIP
LED 12 Operand	Off	LED 24 Operand	AR LO

Refer to the Control of Setting Groups example in the Control Elements section of this chapter for group activation.

5.2.12 USER-PROGRAMMABLE SELF-TESTS

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-PROGRAMMABLE SELF TESTS

■ USER-PROGRAMMABLE ■ SELF TESTS		REMOTE DEVICE OFF FUNCTION: Enabled *Range: Disabled, Enabled.* *Valid for units equipped with CPU Type C or D.*
MESSAGE		PRI. ETHERNET FAIL FUNCTION: Disabled *Range: Disabled, Enabled.* *Valid for units equipped with CPU Type C or D.*
MESSAGE		SEC. ETHERNET FAIL FUNCTION: Disabled *Range: Disabled, Enabled.* *Valid for units equipped with CPU Type D.*
MESSAGE		BATTERY FAIL FUNCTION: Enabled *Range: Disabled, Enabled.*
MESSAGE		SNTP FAIL FUNCTION: Enabled *Range: Disabled, Enabled.* *Valid for units equipped with CPU Type C or D.*
MESSAGE		IRIG-B FAIL FUNCTION: Enabled *Range: Disabled, Enabled.*

All major self-test alarms are reported automatically with their corresponding FlexLogic™ operands, events, and targets. Most of the Minor Alarms can be disabled if desired.

When in the “Disabled” mode, minor alarms will not assert a FlexLogic™ operand, write to the event recorder, display target messages. Moreover, they will not trigger the **ANY MINOR ALARM** or **ANY SELF-TEST** messages. When in the “Enabled” mode, minor alarms continue to function along with other major and minor alarms. Refer to the Relay Self-Tests section in Chapter 7 for additional information on major and minor self-test alarms.

5.2.13 CONTROL PUSHBUTTONS

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ CONTROL PUSHBUTTONS ⇨ CONTROL PUSHBUTTON 1(7)

■ CONTROL ■ PUSHBUTTON 1		CONTROL PUSHBUTTON 1 FUNCTION: Disabled *Range: Disabled, Enabled*
MESSAGE		CONTROL PUSHBUTTON 1 EVENTS: Disabled *Range: Disabled, Enabled*

The three standard pushbuttons located on the top left panel of the faceplate are user-programmable and can be used for various applications such as performing an LED test, switching setting groups, and invoking and scrolling though user-programmable displays, etc. Firmware revisions 3.2x and older use these three pushbuttons for manual breaker control. This functionality has been retained – if the Breaker Control feature is configured to use the three pushbuttons, they cannot be used as user-programmable control pushbuttons. The location of the control pushbuttons in shown below.



Figure 5–4: CONTROL PUSHBUTTONS

The control pushbuttons are typically not used for critical operations. As such, they are not protected by the control password. However, by supervising their output operands, the user can dynamically enable or disable the control pushbuttons for security reasons.

Each control pushbutton asserts its own FlexLogic™ operand, CONTROL PUSHBTN 1(7) ON. These operands should be configured appropriately to perform the desired function. The operand remains asserted as long as the pushbutton is pressed and resets when the pushbutton is released. A dropout delay of 100 ms is incorporated to ensure fast pushbutton manipulation will be recognized by various features that may use control pushbuttons as inputs.

An event is logged in the Event Record (as per user setting) when a control pushbutton is pressed; no event is logged when the pushbutton is released. The faceplate keys (including control keys) cannot be operated simultaneously – a given key must be released before the next one can be pressed.

The control pushbuttons become user-programmable only if the Breaker Control feature is not configured for manual control via the User 1 through User 3 pushbuttons as shown below. If configured for manual control, the Breaker Control feature typically uses the larger, optional user-programmable pushbuttons, making the control pushbuttons available for other user applications.



Figure 5–5: CONTROL PUSHBUTTON LOGIC

5.2.14 USER-PROGRAMMABLE PUSHBUTTONS

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-PROGRAMMABLE PUSHBUTTONS ⇨ USER PUSHBUTTON 1(12)

■ USER PUSHBUTTON 1 ■	◀▶	PUSHBUTTON 1 FUNCTION: Disabled	*Range: Self-Reset, Latched, Disabled*
MESSAGE	▲▼	PUSHBTN 1 ID TEXT:	*Range: Up to 20 alphanumeric characters*
MESSAGE	▲▼	PUSHBTN 1 ON TEXT:	*Range: Up to 20 alphanumeric characters*
MESSAGE	▲▼	PUSHBTN 1 OFF TEXT:	*Range: Up to 20 alphanumeric characters*
MESSAGE	▲▼	PUSHBTN 1 DROP-OUT TIME: 0.00 s	*Range: 0 to 60.00 s in steps of 0.01*
MESSAGE	▲▼	PUSHBUTTON 1 TARGETS: Disabled	*Range: Self-Reset, Latched, Disabled*
MESSAGE	▲	PUSHBUTTON 1 EVENTS: Disabled	*Range: Disabled, Enabled*

The L90 has 12 optional user-programmable pushbuttons available, each configured via 12 identical menus. The pushbuttons provide an easy and error-free method of manually entering digital information (On, Off) into FlexLogic™ equations as well as protection and control elements. Typical applications include breaker control, autorecloser blocking, ground protection blocking, and setting groups changes.

The user-configurable pushbuttons are shown below. They can be custom labeled with a factory-provided template, available online at http://www.GEindustrial.com/multilin.



Figure 5–6: USER-PROGRAMMABLE PUSHBUTTONS

Each pushbutton asserts its own On and Off FlexLogic™ operands, respectively. FlexLogic™ operands should be used to program desired pushbutton actions. The operand names are PUSHBUTTON 1 ON and PUSHBUTTON 1 OFF.

A pushbutton may be programmed to latch or self-reset. An indicating LED next to each pushbutton signals the present status of the corresponding "On" FlexLogic™ operand. When set to "Latched", the state of each pushbutton is stored in non-volatile memory which is maintained during any supply power loss.

Pushbuttons states can be logged by the Event Recorder and displayed as target messages. User-defined messages can also be associated with each pushbutton and displayed when the pushbutton is ON.

- **PUSHBUTTON 1 FUNCTION:** This setting selects the characteristic of the pushbutton. If set to “Disabled”, the pushbutton is deactivated and the corresponding FlexLogic™ operands (both “On” and “Off”) are de-asserted. If set to “Self-reset”, the control logic of the pushbutton asserts the “On” corresponding FlexLogic™ operand as long as the pushbutton is being pressed. As soon as the pushbutton is released, the FlexLogic™ operand is de-asserted. The “Off” operand is asserted/de-asserted accordingly.

  If set to “Latched”, the control logic alternates the state of the corresponding FlexLogic™ operand between “On” and “Off” on each push of the button. When operating in “Latched” mode, FlexLogic™ operand states are stored in non-volatile memory. Should power be lost, the correct pushbutton state is retained upon subsequent power up of the relay.
- **PUSHBTN 1 ID TEXT:** This setting specifies the top 20-character line of the user-programmable message and is intended to provide ID information of the pushbutton. Refer to the User-Definable Displays section for instructions on how to enter alphanumeric characters from the keypad.
- **PUSHBTN 1 ON TEXT:** This setting specifies the bottom 20-character line of the user-programmable message and is displayed when the pushbutton is in the “on” position. Refer to the User-Definable Displays section for instructions on entering alphanumeric characters from the keypad.
- **PUSHBTN 1 OFF TEXT:** This setting specifies the bottom 20-character line of the user-programmable message and is displayed when the pushbutton is activated from the On to the Off position and the **PUSHBUTTON 1 FUNCTION** is “Latched”. This message is not displayed when the **PUSHBUTTON 1 FUNCTION** is “Self-reset” as the pushbutton operand status is implied to be “Off” upon its release. All user text messaging durations for the pushbuttons are configured with the **PRODUCT SETUP ⇨⇩ DISPLAY PROPERTIES ⇨ FLASH MESSAGE TIME** setting.
- **PUSHBTN 1 DROP-OUT TIME:** This setting specifies a drop-out time delay for a pushbutton in the self-reset mode. A typical applications for this setting is providing a select-before-operate functionality. The selecting pushbutton should have the drop-out time set to a desired value. The operating pushbutton should be logically ANDed with the selecting pushbutton in FlexLogic™. The selecting pushbutton LED remains on for the duration of the drop-out time, signaling the time window for the intended operation.

For example, consider a relay with the following settings: **PUSHBTN 1 ID TEXT**: “AUTORECLOSER”, **PUSHBTN 1 ON TEXT**: “DISABLED - CALL 2199", and **PUSHBTN 1 OFF TEXT**: “ENABLED”. When Pushbutton 1 changes its state to the “On” position, the following **AUTOCLOSER DISABLED – Call 2199** message is displayed: When Pushbutton 1 changes its state to the “Off” position, the message will change to **AUTORECLOSER ENABLED**.

NOTE

User-programmable pushbuttons require a type HP relay faceplate. If an HP-type faceplate was ordered separately, the relay order code must be changed to indicate the HP faceplate option. This can be done via EnerVista UR Setup with the **Maintenance > Enable Pushbutton** command.

5.2.15 FLEX STATE PARAMETERS

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ FLEX STATE PARAMETERS



This feature provides a mechanism where any of 256 selected FlexLogic™ operand states can be used for efficient monitoring. The feature allows user-customized access to the FlexLogic™ operand states in the relay. The state bits are packed so that 16 states may be read out in a single Modbus register. The state bits can be configured so that all of the states which are of interest to the user are available in a minimum number of Modbus registers.

The state bits may be read out in the "Flex States" register array beginning at Modbus address 900 hex. 16 states are packed into each register, with the lowest-numbered state in the lowest-order bit. There are 16 registers in total to accommodate the 256 state bits.

5.2.16 USER-DEFINABLE DISPLAYS

a) MAIN MENU

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-DEFINABLE DISPLAYS



This menu provides a mechanism for manually creating up to 16 user-defined information displays in a convenient viewing sequence in the **USER DISPLAYS** menu (between the **TARGETS** and **ACTUAL VALUES** top-level menus). The sub-menus facilitate text entry and Modbus Register data pointer options for defining the User Display content.

Once programmed, the user-definable displays can be viewed in two ways.

- **KEYPAD**: Use the Menu key to select the **USER DISPLAYS** menu item to access the first user-definable display (note that only the programmed screens are displayed). The screens can be scrolled using the Up and Down keys. The display disappears after the default message time-out period specified by the **PRODUCT SETUP** ⇨⇩ **DISPLAY PROPERTIES** ⇨⇩ **DEFAULT MESSAGE TIMEOUT** setting.
- **USER-PROGRAMMABLE CONTROL INPUT**: The user-definable displays also respond to the **INVOKE AND SCROLL** setting. Any FlexLogic™ operand (in particular, the user-programmable pushbutton operands), can be used to navigate the programmed displays.

  On the rising edge of the configured operand (such as when the pushbutton is pressed), the displays are invoked by showing the last user-definable display shown during the previous activity. From this moment onward, the operand acts exactly as the Down key and allows scrolling through the configured displays. The last display wraps up to the first one. The **INVOKE AND SCROLL** input and the Down keypad key operate concurrently.

  When the default timer expires (set by the **DEFAULT MESSAGE TIMEOUT** setting), the relay will start to cycle through the user displays. The next activity of the **INVOKE AND SCROLL** input stops the cycling at the currently displayed user display, not at the first user-defined display. The **INVOKE AND SCROLL** pulses must last for at least 250 ms to take effect.

b) USER DISPLAY 1(16)

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-DEFINABLE DISPLAYS ⇨ USER DISPLAY 1(16)



Any existing system display can be automatically copied into an available User Display by selecting the existing display and pressing the ENTER key. The display will then prompt **ADD TO USER DISPLAY LIST?**. After selecting "Yes", a message indicates that the selected display has been added to the user display list. When this type of entry occurs, the sub-menus are automatically configured with the proper content – this content may subsequently be edited.

This menu is used **to enter** user-defined text and/or user-selected Modbus-registered data fields into the particular User Display. Each User Display consists of two 20-character lines (top and bottom). The Tilde (~) character is used to mark the start of a data field - the length of the data field needs to be accounted for. Up to 5 separate data fields (**ITEM 1(5)**) can be entered in a User Display - the *n*th Tilde (~) refers to the *n*th item.

A User Display may be entered from the faceplate keypad or the EnerVista UR Setup interface (preferred for convenience). The following procedure shows how to enter text characters in the top and bottom lines from the faceplate keypad:

1. Select the line to be edited.
2. Press the key to enter text edit mode.
3. Use either Value key to scroll through the characters. A space is selected like a character.
4. Press the key to advance the cursor to the next position.
5. Repeat step 3 and continue entering characters until the desired text is displayed.
6. The HELP key may be pressed at any time for context sensitive help information.
7. Press the ENTER key to store the new settings.

To enter a numerical value for any of the 5 items (the *decimal form* of the selected Modbus address) from the faceplate keypad, use the number keypad. Use the value of '0' for any items not being used. Use the HELP key at any selected system display (Setting, Actual Value, or Command) which has a Modbus address, to view the *hexadecimal form* of the Modbus address, then manually convert it to decimal form before entering it (EnerVista UR Setup usage conveniently facilitates this conversion).

Use the MENU key to go to the User Displays menu **to view** the user-defined content. The current user displays will show in sequence, changing every 4 seconds. While viewing a User Display, press the ENTER key and then select the 'Yes" option **to remove** the display from the user display list. Use the MENU key again **to exit** the User Displays menu.

An example User Display setup and result is shown below:

■ USER DISPLAY 1 ■	◀▶	DISP 1 TOP LINE: Current X ~ A	Shows user-defined text with first Tilde marker.
	MESSAGE ▼	DISP 1 BOTTOM LINE: Current Y ~ A	Shows user-defined text with second Tilde marker.
	MESSAGE ▼	DISP 1 ITEM 1: 6016	Shows decimal form of user-selected Modbus Register Address, corresponding to first Tilde marker.
	MESSAGE ▼	DISP 1 ITEM 2: 6357	Shows decimal form of user-selected Modbus Register Address, corresponding to 2nd Tilde marker.
	MESSAGE ▼	DISP 1 ITEM 3: 0	This item is not being used - there is no corresponding Tilde marker in Top or Bottom lines.
	MESSAGE ▼	DISP 1 ITEM 4: 0	This item is not being used - there is no corresponding Tilde marker in Top or Bottom lines.
	MESSAGE ▲	DISP 1 ITEM 5: 0	This item is not being used - there is no corresponding Tilde marker in Top or Bottom lines.
USER DISPLAYS	→	Current X 0.850 A Current Y 0.327 A	Shows the resultant display content.

5.2.17 INSTALLATION

PATH: SETTINGS ⇨ PRODUCT SETUP ⇨⇩ INSTALLATION

■ INSTALLATION ■	◀▶	RELAY SETTINGS: Not Programmed	*Range: Not Programmed, Programmed*
	MESSAGE ▲	RELAY NAME: Relay-1	*Range: up to 20 alphanumeric characters*

To safeguard against the installation of a relay without any entered settings, the unit will not allow signaling of any output relay until **RELAY SETTINGS** is set to "Programmed". This setting is defaulted to "Not Programmed" when at the factory. The UNIT NOT PROGRAMMED self-test error message is displayed until the relay is put into the "Programmed" state.

The **RELAY NAME** setting allows the user to uniquely identify a relay. This name will appear on generated reports. This name is also used to identify specific devices which are engaged in automatically sending/receiving data over the Ethernet communications channel using the UCA2/MMS protocol.

a) CURRENT BANKS

PATH: SETTINGS ⇨⇩ SYSTEM SETUP ⇨ AC INPUTS ⇨ CURRENT BANK F1(F5)



Two banks of phase/ground CTs can be set, where the current banks are denoted in the following format (*X* represents the module slot position letter):

Xa, where ***X*** = {**F**} and ***a*** = {**1**, **5**}.

See the Introduction to AC Sources section at the beginning of this chapter for additional details.

These settings are critical for all features that have settings dependent on current measurements. When the relay is ordered, the CT module must be specified to include a standard or sensitive ground input. As the phase CTs are connected in Wye (star), the calculated phasor sum of the three phase currents (IA + IB + IC = Neutral Current = 3Io) is used as the input for the neutral overcurrent elements. In addition, a zero-sequence (core balance) CT which senses current in all of the circuit primary conductors, or a CT in a neutral grounding conductor may also be used. For this configuration, the ground CT primary rating must be entered. To detect low level ground fault currents, the sensitive ground input may be used. In this case, the sensitive ground CT primary rating must be entered. Refer to Chapter 3 for more details on CT connections.

Enter the rated CT primary current values. For both 1000:5 and 1000:1 CTs, the entry would be 1000. For correct operation, the CT secondary rating must match the setting (which must also correspond to the specific CT connections used).

The following example illustrates how multiple CT inputs (current banks) are summed as one source current. Given If the following current banks:

F1: CT bank with 500:1 ratio; F5: CT bank with 1000: ratio

The following rule applies:

$$SRC\ 1 = F1 + F5 \quad \textbf{(EQ 5.7)}$$

1 pu is the highest primary current. In this case, 1000 is entered and the secondary current from the 500:1 and 800:1 ratio CTs will be adjusted to that created by a 1000:1 CT before summation. If a protection element is set up to act on SRC 1 currents, then a pickup level of 1 pu will operate on 1000 A primary.

The same rule applies for current sums from CTs with different secondary taps (5 A and 1 A).

b) VOLTAGE BANKS

PATH: SETTINGS ⇨⇩ SYSTEM SETUP ⇨ AC INPUTS ⇨⇩ VOLTAGE BANK F5



One bank of phase/auxiliary VTs can be set, where voltage banks are denoted in the following format (*X* represents the module slot position letter):

Xa, where ***X*** = {**F**} and ***a*** = {**5**}.

See the Introduction to AC Sources section at the beginning of this chapter for additional details.

With VTs installed, the relay can perform voltage measurements as well as power calculations. Enter the **PHASE VT F5 CONNECTION** made to the system as "Wye" or "Delta". An open-delta source VT connection would be entered as "Delta". See the Typical Wiring Diagram in Chapter 3 for details.

NOTE

The nominal **PHASE VT F5 SECONDARY** voltage setting is the voltage across the relay input terminals when nominal voltage is applied to the VT primary.

For example, on a system with a 13.8 kV nominal primary voltage and with a 14400:120 volt VT in a Delta connection, the secondary voltage would be 115, i.e. (13800 / 14400) × 120. For a Wye connection, the voltage value entered must be the phase to neutral voltage which would be 115 / $\sqrt{3}$ = 66.4.

5.3.2 On a 14.4 kV system with a Delta connection and a VT primary to secondary turns ratio of 14400:120, the voltage value entered would be 120, i.e. 14400 / 120.**POWER SYSTEM**

PATH: SETTINGS ⇨⇩ SYSTEM SETUP ⇨⇩ POWER SYSTEM



The power system **NOMINAL FREQUENCY** value is used as a default to set the digital sampling rate if the system frequency cannot be measured from available signals. This may happen if the signals are not present or are heavily distorted. Before reverting to the nominal frequency, the frequency tracking algorithm holds the last valid frequency measurement for a safe period of time while waiting for the signals to reappear or for the distortions to decay.

The phase sequence of the power system is required to properly calculate sequence components and power parameters. The **PHASE ROTATION** setting matches the power system phase sequence. Note that this setting informs the relay of the actual system phase sequence, either ABC or ACB. CT and VT inputs on the relay, labeled as A, B, and C, must be connected to system phases A, B, and C for correct operation.

The **FREQUENCY AND PHASE REFERENCE** setting determines which signal source is used (and hence which AC signal) for phase angle reference. The AC signal used is prioritized based on the AC inputs that are configured for the signal source: phase voltages takes precedence, followed by auxiliary voltage, then phase currents, and finally ground current.

For three phase selection, phase A is used for angle referencing ($V_{\text{ANGLE REF}} = V_A$), while Clarke transformation of the phase signals is used for frequency metering and tracking ($V_{\text{FREQUENCY}} = (2V_A - V_B - V_C)/3$) for better performance during fault, open pole, and VT and CT fail conditions.

The phase reference and frequency tracking AC signals are selected based upon the Source configuration, regardless of whether or not a particular signal is actually applied to the relay.

Phase angle of the reference signal will always display zero degrees and all other phase angles will be relative to this signal. If the pre-selected reference signal is not measurable at a given time, the phase angles are not referenced.

The phase angle referencing is done via a phase locked loop, which can synchronize independent UR-series relays if they have the same AC signal reference. These results in very precise correlation of time tagging in the event recorder between different UR relays provided the relays have an IRIG-B connection.

NOTE

FREQUENCY TRACKING should only be set to "Disabled" in very unusual circumstances; consult the factory for special variable-frequency applications.

NOTE

The nominal system frequency should be selected as 50 Hz or 60 Hz only. The **FREQUENCY AND PHASE REFERENCE** setting, used as a reference for calculating all angles, must be identical for all terminals. Whenever the 87L function is "Enabled", the UR Platform frequency tracking function is disabled, and frequency tracking is driven by the L90 algorithm (see the THEORY OF OPERATION chapter). Whenever the 87L function is "Disabled", the frequency tracking mechanism reverts to the UR Platform mechanism which uses the **FREQUENCY TRACKING** setting to provide frequency tracking for all other elements and functions.

5

5.3.3 SIGNAL SOURCES

PATH: SETTINGS ⇨⇩ SYSTEM SETUP ⇨⇩ SIGNAL SOURCES ⇨ SOURCE 1(2)

```
■ SOURCE 1
■
```

```
SOURCE 1 NAME:
SRC 1
```
Range: up to 6 alphanumeric characters

MESSAGE

```
SOURCE 1 PHASE CT:
None
```
Range: None, F1, F5, F1+F5,... up to a combination of any 5 CTs. Only Phase CT inputs are displayed.

MESSAGE

```
SOURCE 1 GROUND CT:
None
```
Range: None, F1, F5, F1+F5,... up to a combination of any 5 CTs. Only Ground CT inputs are displayed.

MESSAGE

```
SOURCE 1 PHASE VT:
None
```
Range: None, F1, F5
Only phase voltage inputs will be displayed.

MESSAGE

```
SOURCE 1 AUX VT:
None
```
Range: None, F1, F5
Only auxiliary voltage inputs will be displayed.

Two identical Source menus are available. The "SRC 1" text can be replaced by with a user-defined name appropriate for the associated source.

“F” represents the module slot position. The number directly following this letter represents either the first bank of four channels (1, 2, 3, 4) called “1” or the second bank of four channels (5, 6, 7, 8) called “5” in a particular CT/VT module. Refer to the Introduction to AC Sources section at the beginning of this chapter for additional details on this concept.

It is possible to select the sum of up to five (5) CTs. The first channel displayed is the CT to which all others will be referred. For example, the selection “F1+F5” indicates the sum of each phase from channels “F1” and “F5”, scaled to whichever CT has the higher ratio. Selecting “None” hides the associated actual values.

The approach used to configure the AC Sources consists of several steps; first step is to specify the information about each CT and VT input. For CT inputs, this is the nominal primary and secondary current. For VTs, this is the connection type, ratio and nominal secondary voltage. Once the inputs have been specified, the configuration for each Source is entered, including specifying which CTs will be summed together.

User Selection of AC Parameters for Comparator Elements:

CT/VT modules automatically calculate all current and voltage parameters from the available inputs. Users must select the specific input parameters to be measured by every element in the relevant settings menu. The internal design of the element specifies which type of parameter to use and provides a setting for Source selection. In elements where the parameter may be either fundamental or RMS magnitude, such as phase time overcurrent, two settings are provided. One setting specifies the Source, the second setting selects between fundamental phasor and RMS.

AC Input Actual Values:

The calculated parameters associated with the configured voltage and current inputs are displayed in the current and voltage sections of Actual Values. Only the phasor quantities associated with the actual AC physical input channels will be displayed here. All parameters contained within a configured Source are displayed in the Sources section of Actual Values.

DISTURBANCE DETECTORS (INTERNAL):

The 50DD element is a sensitive current disturbance detector that detects any disturbance on the protected system. 50DD is intended for use in conjunction with measuring elements, blocking of current based elements (to prevent maloperation as a result of the wrong settings), and starting oscillography data capture. A disturbance detector is provided for each Source.

The 50DD function responds to the changes in magnitude of the sequence currents. The disturbance detector scheme logic is as follows:



Figure 5–7: DISTURBANCE DETECTOR LOGIC DIAGRAM

The disturbance detector responds to the change in currents of twice the current cut-off level. The default cut-off threshold is 0.02 pu; thus by default the disturbance detector responds to a change of 0.04 pu. The metering sensitivity setting (**PRODUCT SETUP ⇨⇩ DISPLAY PROPERTIES ⇨⇩ CURRENT CUT-OFF LEVEL**) controls the sensitivity of the disturbance detector accordingly.

PATH: SETTINGS ⇨⇩ POWER SYSTEM ⇨⇩ L90 POWER SYSTEM



NOTE **Any changes to the L90 Power System settings will change the protection system configuration. As such, the 87L protection at all L90 protection system terminals must be temporarily disabled to allow the relays to acknowledge the new settings.**

- **NUMBER OF TERMINALS:** This setting is the number of the terminals of the associated protected line.
- **NUMBER OF CHANNELS:** This setting should correspond to the type of communications module installed. If the relay is applied on two terminal lines with a single communications channel, this setting should be selected as "1". For a two terminal line with a second redundant channel for increased dependability, or for three terminal line applications, this setting should be selected as "2".
- **CHARGING CURRENT COMPENSATION:** This setting enables/disables the charging current calculations and corrections of current phasors. The following diagram shows possible configurations.



Figure 5–8: CHARGING CURRENT COMPENSATION CONFIGURATIONS

- **POSITIVE and ZERO SEQUENCE CAPACITIVE REACTANCE:** The values of positive and zero sequence capacitive reactance of the protected line are required for charging current compensation calculations. The line capacitive reactance values should be entered in *primary kOhms* for the total line length. Details of the charging current compensation algorithm can be found in Chapter 8: Theory of Operation.

  If shunt reactors are also installed on the line, the resulting value entered in the **POS SEQ CAPACITIVE REACTANCE** and **ZERO SEQ CAPACITIVE REACTANCE** settings should be calculated as follows:

  1. **3-reactor arrangement:** three identical line reactors (X_{react}) solidly connected phase to ground:

$$X_{C1} = \frac{X_{1line\_capac} \cdot X_{react}}{X_{react} - X_{1line\_capac}} \quad , X_{C0} = \frac{X_{0line\_capac} \cdot X_{react}}{X_{react} - X_{0line\_capac}} \qquad \textbf{(EQ 5.8)}$$

  2. **4-reactor arrangement:** three identical line reactors (X_{react}) wye-connected with the fourth reactor (X_{react_n}) connected between reactor-bank neutral and the ground.

$$X_{C1} = \frac{X_{1line\_capac} \cdot X_{react}}{X_{react} - X_{1line\_capac}} \quad , X_{C0} = \frac{X_{0line\_capac} \cdot (X_{react} + 3X_{react\_n})}{X_{react} + 3X_{react\_n} - X_{0line\_capac}} \qquad \textbf{(EQ 5.9)}$$

  X_{1line_capac} = the total line positive sequence capacitive reactance
  X_{0line_capac} = the total line zero sequence capacitive reactance
  X_{react} = the total reactor inductive reactance per phase. If identical reactors are installed at both ends of the line, the value of the inductive reactance is divided by 2 (or 3 for a 3-terminal line) before using in the above equations. If the reactors installed at both ends of the line are different, the following equations apply:

  1. **For 2 terminal line:** $X_{react} = 1 \Big/ \left(\frac{1}{X_{react\_terminal1}} + \frac{1}{X_{react\_terminal2}} \right)$
  2. **For 3 terminal line:** $X_{react} = 1 \Big/ \left(\frac{1}{X_{react\_terminal1}} + \frac{1}{X_{react\_terminal2}} + \frac{1}{X_{react\_terminal3}} \right)$

  X_{react_n} = the total neutral reactor inductive reactance. If identical reactors are installed at both ends of the line, the value of the inductive reactance is divided by 2 (or 3 for a 3-terminal line) before using in the above equations. If the reactors installed at both ends of the line are different, the following equations apply:

  1. **For 2 terminal line:** $X_{react\_n} = 1 \Big/ \left(\frac{1}{X_{react\_n\_terminal1}} + \frac{1}{X_{react\_n\_terminal2}} \right)$
  2. **For 3 terminal line:** $X_{react\_n} = 1 \Big/ \left(\frac{1}{X_{react\_n\_terminal1}} + \frac{1}{X_{react\_\_n\_terminal2}} + \frac{1}{X_{react\_n\_terminal3}} \right)$

NOTE

Charging current compensation calculations should be performed for an arrangement where the VTs are connected to the line side of the circuit; otherwise, opening the breaker at one end of the line will cause a calculation error.

NOTE

Differential current is significantly decreased when **CHARGING CURRENT COMPENSATION** is "Enabled" and the proper reactance values are entered. The effect of charging current compensation is viewed in the **METERING ⇨⇩ 87L DIFFERENTIAL CURRENT** actual values menu. This effect is very dependent on CT and VT accuracy.

ZERO-SEQUENCE CURRENT REMOVAL: This setting facilitates application of the L90 to transmission lines with tapped transformer(s) without current measurement at the tap(s). If the tapped transformer is connected in a grounded wye on the line side, it becomes a source of the zero-sequence current for external ground faults. As the transformer current is not measured by the L90 protection system, the zero-sequence current would create a spurious differential signal and may cause a false trip. If enabled, this setting forces the L90 to remove zero-sequence current from the phase currents prior to forming their differential signals, ensuring protection stability on external ground faults. However, zero-sequence current removal may cause all three phases to trip for internal ground faults. Consequently, a phase selective operation of the L90 is not retained if the setting is enabled. This does not impose any limitation, as single-pole tripping is not recommended for lines with tapped transformers. Refer to Chapter 9 for guidelines.

- **LOCAL (TERMINAL 1 and TERMINAL 2) ID NUMBER:** In installations using multiplexers or modems for communication, it is desirable to ensure the data used by the relays protecting a given line comes from the correct relays. The L90 performs this check by reading the ID number contained in the messages sent by transmitting relays and comparing this ID to the programmed correct ID numbers by the receiving relays. This check is used to block the differential element of a relay, if the channel is inadvertently set to Loopback mode, by recognizing its own ID on a received channel. If an incorrect ID is found on a either channel during normal operation, the FlexLogic™ operand 87 CH1(2) ID FAIL is set, driving the event with the same name. The result of channel identification is also available in **ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ VALIDITY OF CHANNEL CONFIGURATION** for commissioning purposes. The default value "0" at local relay ID setting indicates that the channel ID number is not to be checked. Refer to the Current Differential section in this chapter for additional information.
- **CHNL ASYM COMP:** This setting enables/disables channel asymmetry compensation. The compensation is based on absolute time referencing provided by GPS-based clocks via the L90 IRIG-B inputs. This feature should be used on multiplexed channels where channel asymmetry can be expected and would otherwise cause errors in current differential calculations. The feature takes effect if all terminals are provided with reliable IRIG-B signals. If the IRIG-B signal is lost at any terminal of the L90 protection system, or the Real Time Clock not configured, then the compensation is not calculated. If the compensation is in place prior to losing the GPS time reference, the last (memorized) correction is applied as long as the value of **CHNL ASYM COMP** is "On". See Chapter 9 for additional information.

  The GPS-based compensation for channel asymmetry can take three different effects:

  - If **CHNL ASYM COMP** (GPS) is "Off", compensation is not applied and the L90 uses only the ping-pong technique.
  - If **CHNL ASYM COMP** (GPS) is "On" and all L90 terminals have a valid time reference (**BLOCK GPS TIME REF** not set), then compensation is applied and the L90 effectively uses GPS time referencing tracking channel asymmetry if the latter fluctuates.
  - If **CHNL ASYM COMP** (GPS) is "On" and not all L90 terminals have a valid time reference (**BLOCK GPS TIME REF** not set or IRIG-B FAILURE operand is not asserted), then compensation is not applied (if the system was not compensated prior to the problem), or the memorized (last valid) compensation is used if compensation was in effect prior to the problem.

  The **CHNL ASYM COMP** setting dynamically turns the GPS compensation on and off. A FlexLogic™ operand that combines several factors is typically used. The L90 protection system does not incorporate any pre-defined way of treating certain conditions, such as failure of the GPS receiver, loss of satellite signal, channel asymmetry prior to the loss of reference time, or change of the round trip time prior to loss of the time reference. Virtually any philosophy can be programmed by selecting the **CHNL ASYM COMP** setting. Factors to consider are:

  - *Fail-safe output of the GPS receiver*. Some receivers may be equipped with the fail-safe output relay. The L90 system requires a maximum error of 250 μs. The fail-safe output of the GPS receiver may be connected to the local L90 via an input contact. In the case of GPS receiver fail, the channel compensation function can be effectively disabled by using the input contact in conjunction with the **BLOCK GPS TIME REF** (GPS) setting.
  - *Channel asymmetry prior to losing the GPS time reference*. This value is measured by the L90 and a user-programmable threshold is applied to it. The corresponding FlexLogic™ operands are produced if the asymmetry is above the threshold (87L DIFF MAX 1 ASYM and 87L DIFF 2 MAX ASYM). These operands can be latched in FlexLogic™ and combined with other factors to decide, upon GPS loss, if the relays continue to compensate using the memorized correction. Typically, one may decide to keep compensating if the pre-existing asymmetry was low.
  - *Change in the round trip travel time*. This value is measured by the L90 and a user-programmable threshold applied to it. The corresponding FlexLogic™ operands are produced if the delta change is above the threshold (87L DIFF 1 TIME CHNG and 87L DIFF 2 TIME CHNG). These operands can be latched in FlexLogic™ and combined with other factors to decide, upon GPS loss, if the relays continue to compensate using the memorized correction. Typically, one may decide to disable compensation if the round trip time changes.

See Chapter 9 for samples to create a reliable **CHNL ASYM COMP** setting.

- **BLOCK GPS TIME REF:** This setting signals to the L90 that the time reference is not valid. The time reference may be not accurate due to problems with the GPS receiver. The user must to be aware of the case when a GPS satellite receiver loses its satellite signal and reverts to its own calibrated crystal oscillator. In this case, accuracy degrades in time and may eventually cause relay misoperation. Verification from the manufacturer of receiver accuracy not worse than 250 μs and the presence of an alarm contact indicating loss of the satellite signal is strongly recommended. If the time reference accuracy cannot be guaranteed, it should be relayed to the L90 via contact inputs and GPS compensation effectively blocked using the contact position in conjunction with the **BLOCK GPS TIME REF** setting. This setting is typically a signal from the GPS receiver signaling problems or time inaccuracy.
- **MAX CHNL ASYMMETRY:** This setting detects excessive channel asymmetry. The same threshold is applied to both the channels, while the following per-channel FlexLogic™ operands are generated: 87L DIFF 1 MAX ASYM and 87L DIFF 2 MAX ASYM. These operands can be used to alarm on problems with communication equipment and/or to decide whether channel asymmetry compensation remains in operation should the GPS-based time reference be lost. Channel asymmetry is measured if both terminals of a given channel have valid time reference.
- **ROUND TRIP TIME CHANGE:** This setting detects changes in round trip time. This threshold is applied to both channels, while the 87L DIFF 1 TIME CHNG and 87L DIFF 2 TIME CHNG ASYM per-channel FlexLogic™ operands are generated. These operands can be used to alarm on problems with communication equipment and/or to decide whether channel asymmetry compensation remains in operation should the GPS-based time reference be lost.



Figure 5–9: CHANNEL ASYMMETRY COMPENSATION LOGIC

5.3.5 LINE

PATH: SETTINGS ⇨⇩ SYSTEM SETUP ⇨⇩ LINE



These settings specify the characteristics of the line. The line impedance value should be entered as secondary ohms.

This data is used for fault location calculations. See the SETTINGS ⇨ PRODUCT SETUP ⇨⇩ FAULT REPORT menu for assigning the Source and Trigger for fault calculations.

5

PATH: SETTINGS ⇨⇩ SYSTEM SETUP ⇨⇩ BREAKERS ⇨ BREAKER 1(2)

■ BREAKER 1 ■	BREAKER 1 FUNCTION: Disabled	Range: Disabled, Enabled
MESSAGE	BREAKER1 PUSH BUTTON CONTROL: Disabled	Range: Disabled, Enabled
MESSAGE	BREAKER 1 NAME: Bkr 1	Range: up to 6 alphanumeric characters
MESSAGE	BREAKER 1 MODE: 3-Pole	Range: 3-Pole, 1-Pole
MESSAGE	BREAKER 1 OPEN: Off	Range: FlexLogic™ operand
MESSAGE	BREAKER 1 CLOSE: Off	Range: FlexLogic™ operand
MESSAGE	BREAKER 1 ϕA/3-POLE: Off	Range: FlexLogic™ operand
MESSAGE	BREAKER 1 ϕB: Off	Range: FlexLogic™ operand
MESSAGE	BREAKER 1 ϕC: Off	Range: FlexLogic™ operand
MESSAGE	BREAKER 1 EXT ALARM: Off	Range: FlexLogic™ operand
MESSAGE	BREAKER 1 ALARM DELAY: 0.000 s	Range: 0.000 to 1 000 000.000 s in steps of 0.001
MESSAGE	MANUAL CLOSE RECAL1 TIME: 0.000 s	Range: 0.000 to 1 000 000.000 s in steps of 0.001
MESSAGE	BREAKER 1 OUT OF SV: Off	Range: FlexLogic™ operand
MESSAGE	UCA XCBR1 PwrSupSt0: Off	Range: FlexLogic™ operand
MESSAGE	UCA XCBR1 PresSt: Off	Range: FlexLogic™ operand
MESSAGE	UCA XCBR1 TrpCoil: Off	Range: FlexLogic™ operand
■ BREAKER 2 ■	As for Breaker 1 above	
■ UCA XCBR SBO TIMER ■	BKR XCBR SBO TIMEOUT: 30 s	Range: 1 to 60 s in steps of 1

A description of the operation of the breaker control and status monitoring features is provided in Chapter 4. Only information concerning programming of the associated settings is covered here. These features are provided for two breakers; a user may use only those portions of the design relevant to a single breaker, which must be Breaker No. 1.

- **BREAKER 1(2) FUNCTION:** Set to "Enable" to allow the operation of any breaker control feature.

- **BREAKER1(2) PUSH BUTTON CONTROL:** Set to "Enable" to allow faceplate push button operations.
- **BREAKER 1(2) NAME:** Assign a user-defined name (up to 6 characters) to the breaker. This name will be used in flash messages related to Breaker No. 1.
- **BREAKER 1(2) MODE:** Selects "3-pole" mode, where all breaker poles are operated simultaneously, or "1-pole" mode where all breaker poles are operated either independently or simultaneously.
- **BREAKER 1(2) OPEN:** Selects an operand that creates a programmable signal to operate an output relay to open Breaker No. 1.
- **BREAKER 1(2) CLOSE:** Selects an operand that creates a programmable signal to operate an output relay to close Breaker No. 1.
- **BREAKER 1(2) ΦA/3-POLE:** Selects an operand, usually a contact input connected to a breaker auxiliary position tracking mechanism. This input can be either a 52/a or 52/b contact, or a combination the 52/a and 52/b contacts, that must be programmed to create a logic 0 when the breaker is open. If **BREAKER 1 MODE** is selected as "3-Pole", this setting selects a single input as the operand used to track the breaker open or closed position. If the mode is selected as "1-Pole", the input mentioned above is used to track phase A and settings **BREAKER 1 ΦB** and **BREAKER 1 ΦC** select operands to track phases B and C, respectively.
- **BREAKER 1(2) ΦB:** If the mode is selected as 3-pole, this setting has no function. If the mode is selected as 1-pole, this input is used to track phase B as above for phase A.
- **BREAKER 1(2) ΦC:** If the mode is selected as 3-pole, this setting has no function. If the mode is selected as 1-pole, this input is used to track phase C as above for phase A.
- **BREAKER 1(2) EXT ALARM:** Selects an operand, usually an external contact input, connected to a breaker alarm reporting contact.
- **BREAKER 1(2) ALARM DELAY:** Sets the delay interval during which a disagreement of status among the three pole position tracking operands will not declare a pole disagreement, to allow for non-simultaneous operation of the poles.
- **MANUAL CLOSE RECAL1 TIME:** Sets the interval required to maintain setting changes in effect after an operator has initiated a manual close command to operate a circuit breaker.
- **BREAKER 1(2) OUT OF SV:** Selects an operand indicating that Breaker No. 1 is out-of-service.
- **UCA XCBR1(2) PwrSupSt0:** Selects a FlexLogic™ operand to provide a value for the UCA XCBR1(2) PwrSupSt bit 0 data item.
- **UCA XCBR1(2) PresSt:** Selects a FlexLogic™ operand to provide a value for the UCA XCBR1(2) PresSt data item.
- **UCA XCBR1(2) TrpCoil:** Selects a FlexLogic™ operand to provide a value for the UCA XCBR1(2) TrpCoil data item.
- **BKR XCBR SBO TIMEOUT:** The Select-Before-Operate timer specifies an interval from the receipt of the UCA Breaker Control Select signal until the automatic de-selection of the breaker, so that the breaker does not remain selected indefinitely. This setting applies only to UCA SBO operation.



Figure 5–10: DUAL BREAKER CONTROL SCHEME LOGIC

a) SETTINGS

PATH: SETTINGS ⇨⇩ SYSTEM SETUP ⇨⇩ FLEXCURVES ⇨ FLEXCURVE A(D)

Range: 0 to 65535 ms in steps of 1

FlexCurves™ A through D have settings for entering times to Reset/Operate at the following pickup levels: 0.00 to 0.98 / 1.03 to 20.00. This data is converted into 2 continuous curves by linear interpolation between data points. To enter a custom FlexCurve™, enter the Reset/Operate time (using the VALUE keys) for each selected pickup point (using the MESSAGE keys) for the desired protection curve (A, B, C, or D).

Table 5–3: FLEXCURVE™ TABLE

RESET	TIME MS	RESET	TIME MS	OPERATE	TIME MS	OPERATE	TIME MS	OPERATE	TIME MS	OPERATE	TIME MS
0.00		0.68		1.03		2.9		4.9		10.5	
0.05		0.70		1.05		3.0		5.0		11.0	
0.10		0.72		1.1		3.1		5.1		11.5	
0.15		0.74		1.2		3.2		5.2		12.0	
0.20		0.76		1.3		3.3		5.3		12.5	
0.25		0.78		1.4		3.4		5.4		13.0	
0.30		0.80		1.5		3.5		5.5		13.5	
0.35		0.82		1.6		3.6		5.6		14.0	
0.40		0.84		1.7		3.7		5.7		14.5	
0.45		0.86		1.8		3.8		5.8		15.0	
0.48		0.88		1.9		3.9		5.9		15.5	
0.50		0.90		2.0		4.0		6.0		16.0	
0.52		0.91		2.1		4.1		6.5		16.5	
0.54		0.92		2.2		4.2		7.0		17.0	
0.56		0.93		2.3		4.3		7.5		17.5	
0.58		0.94		2.4		4.4		8.0		18.0	
0.60		0.95		2.5		4.5		8.5		18.5	
0.62		0.96		2.6		4.6		9.0		19.0	
0.64		0.97		2.7		4.7		9.5		19.5	
0.66		0.98		2.8		4.8		10.0		20.0	

NOTE

The relay using a given FlexCurve™ applies linear approximation for times between the user-entered points. Special care must be applied when setting the two points that are close to the multiple of pickup of 1, i.e. 0.98 pu and 1.03 pu. It is recommended to set the two times to a similar value; otherwise, the linear approximation may result in undesired behavior for the operating quantity that is close to 1.00 pu.

b) FLEXCURVE™ CONFIGURATION WITH ENERVISTA UR SETUP

EnerVista UR Setup allows for easy configuration and management of FlexCurves™ and their associated data points. Prospective FlexCurves™ can be configured from a selection of standard curves to provide the best approximate fit, then specific data points can be edited afterwards. Alternately, curve data can be imported from a specified file (.csv format) by selecting the **Import Data From** EnerVista UR Setup setting.

Curves and data can be exported, viewed, and cleared by clicking the appropriate buttons. FlexCurves™ are customized by editing the operating time (ms) values at pre-defined per-unit current multiples. Note that the pickup multiples start at zero (implying the "reset time"), operating time below pickup, and operating time above pickup.

c) RECLOSER CURVE EDITING

Recloser Curve selection is special in that recloser curves can be shaped into a composite curve with a minimum response time and a fixed time above a specified pickup multiples. There are 41 recloser curve types supported. These definite operating times are useful to coordinate operating times, typically at higher currents and where upstream and downstream protective devices have different operating characteristics. The Recloser Curve configuration window shown below appears when the Initialize From EnerVista UR Setup setting is set to “Recloser Curve” and the Initialize FlexCurve button is clicked.



Multiplier: Scales (multiplies) the curve operating times

Addr: Adds the time specified in this field (in ms) to each *curve* operating time value.

Minimum Response Time (MRT): If enabled, the MRT setting defines the shortest operating time even if the curve suggests a shorter time at higher current multiples. A composite operating characteristic is effectively defined. For current multiples lower than the intersection point, the curve dictates the operating time; otherwise, the MRT does. An information message appears when attempting to apply an MRT shorter than the minimum curve time.

High Current Time: Allows the user to set a pickup multiple from which point onwards the operating time is fixed. This is normally only required at higher current levels. The **HCT Ratio** defines the high current pickup multiple; the **HCT** defines the operating time.

842721A1.CDR

Figure 5–11: RECLOSER CURVE INITIALIZATION

NOTE

Multiplier and Adder settings only affect the curve portion of the characteristic and not the MRT and HCT settings. The HCT settings override the MRT settings for multiples of pickup greater than the HCT Ratio.

d) EXAMPLE

A composite curve can be created from the GE_111 standard with MRT = 200 ms and HCT initially disabled and then enabled at 8 times pickup with an operating time of 30 ms. At approximately 4 times pickup, the curve operating time is equal to the MRT and from then onwards the operating time remains at 200 ms (see below).



Figure 5–12: COMPOSITE RECLOSER CURVE WITH HCT DISABLED

With the HCT feature enabled, the operating time reduces to 30 ms for pickup multiples exceeding 8 times pickup.



Figure 5–13: COMPOSITE RECLOSER CURVE WITH HCT ENABLED

NOTE

Configuring a composite curve with an increase in operating time at increased pickup multiples is not allowed. If this is attempted, the EnerVista UR Setup software generates an error message and discards the proposed changes.

e) STANDARD RECLOSER CURVES

The standard Recloser curves available for the L90 are displayed in the following graphs.



Figure 5–14: RECLOSER CURVES GE101 TO GE106



Figure 5–15: RECLOSER CURVES GE113, GE120, GE138 AND GE142



Figure 5–16: RECLOSER CURVES GE134, GE137, GE140, GE151 AND GE201



Figure 5–17: RECLOSER CURVES GE131, GE141, GE152, AND GE200



Figure 5–18: RECLOSER CURVES GE133, GE161, GE162, GE163, GE164 AND GE165



Figure 5–19: RECLOSER CURVES GE116, GE117, GE118, GE132, GE136, AND GE139



Figure 5–20: RECLOSER CURVES GE107, GE111, GE112, GE114, GE115, GE121, AND GE122



Figure 5–21: RECLOSER CURVES GE119, GE135, AND GE202

5.4.1 INTRODUCTION TO FLEXLOGIC™

To provide maximum flexibility to the user, the arrangement of internal digital logic combines fixed and user-programmed parameters. Logic upon which individual features are designed is fixed, and all other logic, from digital input signals through elements or combinations of elements to digital outputs, is variable. The user has complete control of all variable logic through FlexLogic™. In general, the system receives analog and digital inputs which it uses to produce analog and digital outputs. The major sub-systems of a generic UR relay involved in this process are shown below.



Figure 5–22: UR ARCHITECTURE OVERVIEW

The states of all digital signals used in the UR are represented by flags (or FlexLogic™ operands, which are described later in this section). A digital "1" is represented by a 'set' flag. Any external contact change-of-state can be used to block an element from operating, as an input to a control feature in a FlexLogic™ equation, or to operate a contact output. The state of the contact input can be displayed locally or viewed remotely via the communications facilities provided. If a simple scheme where a contact input is used to block an element is desired, this selection is made when programming the element. This capability also applies to the other features that set flags: elements, virtual inputs, remote inputs, schemes, and human operators.

If more complex logic than presented above is required, it is implemented via FlexLogic™. For example, if it is desired to have the closed state of contact input H7a and the operated state of the phase undervoltage element block the operation of the phase time overcurrent element, the two control input states are programmed in a FlexLogic™ equation. This equation ANDs the two control inputs to produce a ‘virtual output’ which is then selected when programming the phase time overcurrent to be used as a blocking input. Virtual outputs can only be created by FlexLogic™ equations.

Traditionally, protective relay logic has been relatively limited. Any unusual applications involving interlocks, blocking, or supervisory functions had to be hard-wired using contact inputs and outputs. FlexLogic™ minimizes the requirement for auxiliary components and wiring while making more complex schemes possible.

The logic that determines the interaction of inputs, elements, schemes and outputs is field programmable through the use of logic equations that are sequentially processed. The use of virtual inputs and outputs in addition to hardware is available internally and on the communication ports for other relays to use (distributed FlexLogic™).

FlexLogic™ allows users to customize the relay through a series of equations that consist of operators and operands. The operands are the states of inputs, elements, schemes and outputs. The operators are logic gates, timers and latches (with set and reset inputs). A system of sequential operations allows any combination of specified operands to be assigned as inputs to specified operators to create an output. The final output of an equation is a numbered register called a virtual output. Virtual outputs can be used as an input operand in any equation, including the equation that generates the output, as a seal-in or other type of feedback.

A FlexLogic™ equation consists of parameters that are either operands or operators. Operands have a logic state of 1 or 0. Operators provide a defined function, such as an AND gate or a Timer. Each equation defines the combinations of parameters to be used to set a Virtual Output flag. Evaluation of an equation results in either a 1 (=ON, i.e. flag set) or 0 (=OFF, i.e. flag not set). Each equation is evaluated at least 4 times every power system cycle.

Some types of operands are present in the relay in multiple instances; e.g. contact and remote inputs. These types of operands are grouped together (for presentation purposes only) on the faceplate display. The characteristics of the different types of operands are listed in the table below.

Table 5–4: UR FLEXLOGIC™ OPERAND TYPES

OPERAND TYPE	STATE	EXAMPLE FORMAT	CHARACTERISTICS [INPUT IS '1' (= ON) IF...]
Contact Input	On	Cont Ip On	Voltage is presently applied to the input (external contact closed).
	Off	Cont Ip Off	Voltage is presently not applied to the input (external contact open).
Contact Output (type Form-A contact only)	Voltage On	Cont Op 1 VOn	Voltage exists across the contact.
	Voltage Off	Cont Op 1 VOff	Voltage does not exists across the contact.
	Current On	Cont Op 1 IOn	Current is flowing through the contact.
	Current Off	Cont Op 1 IOff	Current is not flowing through the contact.
Direct Input	On	DIRECT INPUT 1 On	The direct input is presently in the ON state.
Element (Analog)	Pickup	PHASE TOC1 PKP	The tested parameter is presently above the pickup setting of an element which responds to rising values or below the pickup setting of an element which responds to falling values.
	Dropout	PHASE TOC1 DPO	This operand is the logical inverse of the above PKP operand.
	Operate	PHASE TOC1 OP	The tested parameter has been above/below the pickup setting of the element for the programmed delay time, or has been at logic 1 and is now at logic 0 but the reset timer has not finished timing.
	Block	PH DIR1 BLK	The output of the comparator is set to the block function.
Element (Digital)	Pickup	Dig Element 1 PKP	The input operand is at logic 1.
	Dropout	Dig Element 1 DPO	This operand is the logical inverse of the above PKP operand.
	Operate	Dig Element 1 OP	The input operand has been at logic 1 for the programmed pickup delay time, or has been at logic 1 for this period and is now at logic 0 but the reset timer has not finished timing.
Element (Digital Counter)	Higher than	Counter 1 HI	The number of pulses counted is above the set number.
	Equal to	Counter 1 EQL	The number of pulses counted is equal to the set number.
	Lower than	Counter 1 LO	The number of pulses counted is below the set number.
Fixed	On	On	Logic 1
	Off	Off	Logic 0
Remote Input	On	REMOTE INPUT 1 On	The remote input is presently in the ON state.
Virtual Input	On	Virt Ip 1 On	The virtual input is presently in the ON state.
Virtual Output	On	Virt Op 1 On	The virtual output is presently in the set state (i.e. evaluation of the equation which produces this virtual output results in a "1").

The operands available for this relay are listed alphabetically by types in the following table.

Table 5–5: L90 FLEXLOGIC™ OPERANDS (Sheet 1 of 6)

OPERAND TYPE	OPERAND SYNTAX	OPERAND DESCRIPTION
CONTROL PUSHBUTTONS	CONTROL PUSHBTN n ON	Control Pushbutton *n* (*n* = 1 to 7) is being pressed.
ELEMENT: 50DD Supervision	50DD SV	Disturbance Detector has operated
ELEMENT: 87L Current Differential	87L DIFF OP 87L DIFF OP A 87L DIFF OP B 87L DIFF OP C 87L DIFF RECVD DTT A 87L DIFF RECVD DTT B 87L DIFF RECVD DTT C 87L DIFF KEY DTT 87L DIFF PFLL FAIL 87L DIFF CH ASYM DET 87L DIFF CH1 FAIL 87L DIFF CH2 FAIL 87L DIFF CH1 LOSTPKT 87L DIFF CH2 LOSTPKT 87L DIFF CH1 CRCFAIL 87L DIFF CH2 CRCFAIL 87L DIFF CH1 ID FAIL 87L DIFF CH2 ID FAIL 87L DIFF GPS FAIL 87L DIFF 1 MAX ASYM 87L DIFF 2 MAX ASYM 87L DIFF 1 TIME CHNG 87L DIFF 2 TIME CHNG 87L DIFF GPS 1 FAIL 87L DIFF GPS 2 FAIL 87L DIFF BLOCKED	At least one phase of Current Differential is operated Phase A of Current Differential has operated Phase B of Current Differential has operated Phase C of Current Differential has operated Direct Transfer Trip Phase A has received Direct Transfer Trip Phase B has received Direct Transfer Trip Phase C has received Direct Transfer Trip is keyed Phase and Frequency Lock Loop has failed Channel asymmetry greater than 1.5 ms detected Channel 1 has failed Channel 2 has failed Exceeded maximum lost packet threshold on channel 1 Exceeded maximum lost packet threshold on channel 2 Exceeded maximum CRC error threshold on channel 1 Exceeded maximum CRC error threshold on channel 2 The ID check for a peer L90 on channel 1 has failed The ID check for a peer L90 on channel 2 has failed The GPS signal failed or is not configured properly at any terminal Asymmetry on Channel 1 exceeded preset value Asymmetry on Channel 2 exceeded preset value Change in round trip delay on Channel 1 exceeded preset value Change in round trip delay on Channel 2 exceeded preset value GPS failed at Remote Terminal 1 (channel 1) GPS failed at Remote Terminal 1 (channel 2) The 87L function is blocked due to communication problems
ELEMENT: 87L Differential Trip	87L TRIP OP 87L TRIP OP A 87L TRIP OP B 87L TRIP OP C 87L TRIP 1P OP 87L TRIP 3P OP	At least one phase of Trip Output has operated Phase A of Trip Output has operated Phase B of Trip Output has operated Phase C of Trip Output has operated Single-pole trip is initiated Three-pole trip is initiated
ELEMENT: Autoreclose (1P/3P)	AR ENABLED AR DISABLED AR RIP AR 1-P RIP AR 3-P/1 RIP AR 3-P/2 RIP AR LO AR BKR1 BLK AR BKR2 BLK AR CLOSE BKR1 AR CLOSE BKR2 AR FORCE 3-P TRIP AR SHOT CNT > 0 AR ZONE 1 EXTENT AR INCOMPLETE SEQ AR RESET	Autoreclosure is enabled and ready to perform Autoreclosure is disabled Autoreclosure is in "Reclose in Progress" state A single-pole reclosure is in progress A three-pole reclosure is in progress, via DEAD TIME 1 A three-pole reclosure is in progress, via DEAD TIME 2 Autoreclosure is in lockout state Reclosure of Breaker 1 is blocked Reclosure of Breaker 2 is blocked Reclose Breaker 1 signal Reclose Breaker 2 signal Force any trip to a three-phase trip The first "CLOSE BKR X" signal has been issued The Zone 1 Distance function must be set to the extended overreach value The incomplete sequence timer timed out AR has been reset either manually or by the reset timer
ELEMENT: Auxiliary OV	AUX OV1 PKP AUX OV1 DPO AUX OV1 OP	Auxiliary Overvoltage element has picked up Auxiliary Overvoltage element has dropped out Auxiliary Overvoltage element has operated
ELEMENT: Auxiliary UV	AUX UV1 PKP AUX UV1 DPO AUX UV1 OP	Auxiliary Undervoltage element has picked up Auxiliary Undervoltage element has dropped out Auxiliary Undervoltage element has operated
ELEMENT: Breaker Arcing	BKR ARC 1 OP BKR ARC 2 OP	Breaker Arcing 1 is operated Breaker Arcing 2 is operated
ELEMENT Breaker Failure	BKR FAIL 1 RETRIPA BKR FAIL 1 RETRIPB BKR FAIL 1 RETRIPC BKR FAIL 1 RETRIP BKR FAIL 1 T1 OP BKR FAIL 1 T2 OP BKR FAIL 1 T3 OP BKR FAIL 1 TRIP OP	Breaker Failure 1 re-trip phase A (only for 1-pole schemes) Breaker Failure 1 re-trip phase B (only for 1-pole schemes) Breaker Failure 1 re-trip phase C (only for 1-pole schemes) Breaker Failure 1 re-trip 3-phase Breaker Failure 1 Timer 1 is operated Breaker Failure 1 Timer 2 is operated Breaker Failure 1 Timer 3 is operated Breaker Failure 1 trip is operated
	BKR FAIL 2	Same set of operands as shown for BKR FAIL 1

Table 5–5: L90 FLEXLOGIC™ OPERANDS (Sheet 2 of 6)

OPERAND TYPE	OPERAND SYNTAX	OPERAND DESCRIPTION
ELEMENT: Breaker Control	BREAKER 1 OFF CMD	Breaker 1 OFF command
	BREAKER 1 ON CMD	Breaker 1 ON command
	BREAKER 1 ϕA CLSD	Breaker 1 phase A is closed
	BREAKER 1 ϕB CLSD	Breaker 1 phase B is closed
	BREAKER 1 ϕC CLSD	Breaker 1 phase C is closed
	BREAKER 1 CLOSED	Breaker 1 is closed
	BREAKER 1 OPEN	Breaker 1 is open
	BREAKER 1 DISCREP	Breaker 1 has discrepancy
	BREAKER 1 TROUBLE	Breaker 1 trouble alarm
	BREAKER 1 MNL CLS	Breaker 1 manual close
	BREAKER 1 TRIP A	Breaker 1 trip phase A command
	BREAKER 1 TRIP B	Breaker 1 trip phase B command
	BREAKER 1 TRIP C	Breaker 1 trip phase C command
	BREAKER 1 ANY P OPEN	At least one pole of Breaker 1 is open
	BREAKER 1 ONE P OPEN	Only one pole of Breaker 1 is open
	BREAKER 1 OOS	Breaker 1 is out of service
	BREAKER 2	Same set of operands as shown for BREAKER 1
ELEMENT: Continuous Monitor	CONT MONITOR PKP	Continuous monitor has picked up
	CONT MONITOR OP	Continuous monitor has operated
ELEMENT: CT Fail	CT FAIL PKP	CT Fail has picked up
	CT FAIL OP	CT Fail has dropped out
ELEMENT: Digital Counter	Counter 1 HI	Digital Counter 1 output is 'more than' comparison value
	Counter 1 EQL	Digital Counter 1 output is 'equal to' comparison value
	Counter 1 LO	Digital Counter 1 output is 'less than' comparison value
	↓	↓
	Counter 8 HI	Digital Counter 8 output is 'more than' comparison value
	Counter 8 EQL	Digital Counter 8 output is 'equal to' comparison value
	Counter 8 LO	Digital Counter 8 output is 'less than' comparison value
ELEMENT: Digital Element	Dig Element 1 PKP	Digital Element 1 is picked up
	Dig Element 1 OP	Digital Element 1 is operated
	Dig Element 1 DPO	Digital Element 1 is dropped out
	↓	↓
	Dig Element 16 PKP	Digital Element 16 is picked up
	Dig Element 16 OP	Digital Element 16 is operated
	Dig Element 16 DPO	Digital Element 16 is dropped out
ELEMENT: FlexElements™	FxE 1 PKP	FlexElement™ 1 has picked up
	FxE 1 OP	FlexElement™ 1 has operated
	FxE 1 DPO	FlexElement™ 1 has dropped out
	↓	↓
	FxE 8 PKP	FlexElement™ 8 has picked up
	FxE 8 OP	FlexElement™ 8 has operated
	FxE 8 DPO	FlexElement™ 8 has dropped out
ELEMENT: Ground Distance	GND DIST Z2 PKP	Ground Distance Zone 2 has picked up
	GND DIST Z2 OP	Ground Distance Zone 2 has operated
	GND DIST Z2 OP A	Ground Distance Zone 2 phase A has operated
	GND DIST Z2 OP B	Ground Distance Zone 2 phase B has operated
	GND DIST Z2 OP C	Ground Distance Zone 2 phase C has operated
	GND DIST Z2 PKP A	Ground Distance Zone 2 phase A has picked up
	GND DIST Z2 PKP B	Ground Distance Zone 2 phase B has picked up
	GND DIST Z2 PKP C	Ground Distance Zone 2 phase C has picked up
	GND DIST Z2 SUPN IN	Ground Distance Zone 2 neutral is supervising
	GND DIST Z2 DPO A	Ground Distance Zone 2 phase A has dropped out
	GND DIST Z2 DPO B	Ground Distance Zone 2 phase B has dropped out
	GND DIST Z2 DPO C	Ground Distance Zone 2 phase C has dropped out
	GND DIST Z2 DIR SUPN	Ground Distance Zone 2 directional is supervising
ELEMENT: Ground IOC	GROUND IOC1 PKP	Ground Instantaneous Overcurrent 1 has picked up
	GROUND IOC1 OP	Ground Instantaneous Overcurrent 1 has operated
	GROUND IOC1 DPO	Ground Instantaneous Overcurrent 1 has dropped out
	GROUND IOC2	Same set of operands as shown for GROUND IOC 1
ELEMENT: Ground TOC	GROUND TOC1 PKP	Ground Time Overcurrent 1 has picked up
	GROUND TOC1 OP	Ground Time Overcurrent 1 has operated
	GROUND TOC1 DPO	Ground Time Overcurrent 1 has dropped out
	GROUND TOC2	Same set of operands as shown for GROUND TOC1
ELEMENT Non-Volatile Latches	LATCH 1 ON	Non-Volatile Latch 1 is ON (Logic = 1)
	LATCH 1 OFF	Non-Voltage Latch 1 is OFF (Logic = 0)
	↓	↓
	LATCH 16 ON	Non-Volatile Latch 16 is ON (Logic = 1)
	LATCH 16 OFF	Non-Voltage Latch 16 is OFF (Logic = 0)

Table 5–5: L90 FLEXLOGIC™ OPERANDS (Sheet 3 of 6)

OPERAND TYPE	OPERAND SYNTAX	OPERAND DESCRIPTION
ELEMENT: Line Pickup	LINE PICKUP OP	Line Pickup has operated
	LINE PICKUP PKP	Line Pickup has picked up
	LINE PICKUP DPO	Line Pickup has dropped out
	LINE PICKUP I<A	Line Pickup detected Phase A current below 5% of nominal
	LINE PICKUP I<B	Line Pickup detected Phase B current below 5% of nominal
	LINE PICKUP I<C	Line Pickup detected Phase C current below 5% of nominal
	LINE PICKUP UV PKP	Line Pickup Undervoltage has picked up
	LINE PICKUP LEO PKP	Line Pickup Line End Open has picked up
	LINE PICKUP RCL TRIP	Line Pickup operated from overreaching Zone 2 when reclosing the line (Zone 1 extension functionality)
ELEMENT: Load Encroachment	LOAD ENCHR PKP	Load Encroachment has picked up
	LOAD ENCHR OP	Load Encroachment has operated
	LOAD ENCHR DPO	Load Encroachment has dropped out
ELEMENT: Negative Sequence Directional OC	NEG SEQ DIR OC1 FWD	Negative Sequence Directional OC1 Forward has operated
	NEG SEQ DIR OC1 REV	Negative Sequence Directional OC1 Reverse has operated
	NEG SEQ DIR OC2 FWD	Negative Sequence Directional OC2 Forward has operated
	NEG SEQ DIR OC2 REV	Negative Sequence Directional OC2 Reverse has operated
ELEMENT: Negative Sequence IOC	NEG SEQ IOC1 PKP	Negative Sequence Instantaneous Overcurrent 1 has picked up
	NEG SEQ IOC1 OP	Negative Sequence Instantaneous Overcurrent 1 has operated
	NEG SEQ IOC1 DPO	Negative Sequence Instantaneous Overcurrent 1 has dropped out
	NEG SEQ IOC2	Same set of operands as shown for NEG SEQ IOC1
ELEMENT: Negative Sequence TOC	NEG SEQ TOC1 PKP	Negative Sequence Time Overcurrent 1 has picked up
	NEG SEQ TOC1 OP	Negative Sequence Time Overcurrent 1 has operated
	NEG SEQ TOC1 DPO	Negative Sequence Time Overcurrent 1 has dropped out
	NEG SEQ TOC2	Same set of operands as shown for NEG SEQ TOC1
ELEMENT: Neutral IOC	NEUTRAL IOC1 PKP	Neutral Instantaneous Overcurrent 1 has picked up
	NEUTRAL IOC1 OP	Neutral Instantaneous Overcurrent 1 has operated
	NEUTRAL IOC1 DPO	Neutral Instantaneous Overcurrent 1 has dropped out
	NEUTRAL IOC2	Same set of operands as shown for NEUTRAL IOC1
ELEMENT: Neutral OV	NEUTRAL OV1 PKP	Neutral Overvoltage element has picked up
	NEUTRAL OV1 DPO	Neutral Overvoltage element has dropped out
	NEUTRAL OV1 OP	Neutral Overvoltage element has operated
ELEMENT: Neutral TOC	NEUTRAL TOC1 PKP	Neutral Time Overcurrent 1 has picked up
	NEUTRAL TOC1 OP	Neutral Time Overcurrent 1 has operated
	NEUTRAL TOC1 DPO	Neutral Time Overcurrent 1 has dropped out
	NEUTRAL TOC2	Same set of operands as shown for NEUTRAL TOC1
ELEMENT: Neutral Directional	NTRL DIR OC1 FWD	Neutral Directional OC1 Forward has operated
	NTRL DIR OC1 REV	Neutral Directional OC1 Reverse has operated
	NTRL DIR OC2	Same set of operands as shown for NTRL DIR OC1
ELEMENT: Open Pole Detector	OPEN POLE OP ΦA	Open pole condition is detected in phase A
	OPEN POLE OP ΦB	Open pole condition is detected in phase B
	OPEN POLE OP ΦC	Open pole condition is detected in phase C
	OPEN POLE OP	Open pole detector is operated
ELEMENT: Phase Directional	PH DIR1 BLK A	Phase A Directional 1 Block
	PH DIR1 BLK B	Phase B Directional 1 Block
	PH DIR1 BLK C	Phase C Directional 1 Block
	PH DIR1 BLK	Phase Directional 1 Block
	PH DIR2	Same set of operands as shown for PH DIR1
ELEMENT: Phase Distance	PH DIST Z2 PKP	Phase Distance Zone 2 has picked up
	PH DIST Z2 OP	Phase Distance Zone 2 has operated
	PH DIST Z2 OP AB	Phase Distance Zone 2 phase AB has operated
	PH DIST Z2 OP BC	Phase Distance Zone 2 phase BC has operated
	PH DIST Z2 OP CA	Phase Distance Zone 2 phase CA has operated
	PH DIST Z2 PKP AB	Phase Distance Zone 2 phase AB has picked up
	PH DIST Z2 PKP BC	Phase Distance Zone 2 phase BC has picked up
	PH DIST Z2 PKP CA	Phase Distance Zone 2 phase CA has picked up
	PH DIST Z2 SUPN IAB	Phase Distance Zone 2 phase AB IOC is supervising
	PH DIST Z2 SUPN IBC	Phase Distance Zone 2 phase BC IOC is supervising
	PH DIST Z2 SUPN ICA	Phase Distance Zone 2 phase CA IOC is supervising
	PH DIST Z2 DPO AB	Phase Distance Zone 2 phase AB has dropped out
	PH DIST Z2 DPO BC	Phase Distance Zone 2 phase BC has dropped out
	PH DIST Z2 DPO CA	Phase Distance Zone 2 phase CA has dropped out

Table 5–5: L90 FLEXLOGIC™ OPERANDS (Sheet 4 of 6)

OPERAND TYPE	OPERAND SYNTAX	OPERAND DESCRIPTION
ELEMENT: Phase IOC	PHASE IOC1 PKP	At least one phase of PHASE IOC1 has picked up
	PHASE IOC1 OP	At least one phase of PHASE IOC1 has operated
	PHASE IOC1 DPO	At least one phase of PHASE IOC1 has dropped out
	PHASE IOC1 PKP A	Phase A of PHASE IOC1 has picked up
	PHASE IOC1 PKP B	Phase B of PHASE IOC1 has picked up
	PHASE IOC1 PKP C	Phase C of PHASE IOC1 has picked up
	PHASE IOC1 OP A	Phase A of PHASE IOC1 has operated
	PHASE IOC1 OP B	Phase B of PHASE IOC1 has operated
	PHASE IOC1 OP C	Phase C of PHASE IOC1 has operated
	PHASE IOC1 DPO A	Phase A of PHASE IOC1 has dropped out
	PHASE IOC1 DPO B	Phase B of PHASE IOC1 has dropped out
	PHASE IOC1 DPO C	Phase C of PHASE IOC1 has dropped out
	PHASE IOC2	Same set of operands as shown for PHASE IOC1
ELEMENT: Phase OV	PHASE OV1 PKP	At least one phase of OV1 has picked up
	PHASE OV1 OP	At least one phase of OV1 has operated
	PHASE OV1 DPO	At least one phase of OV1 has dropped out
	PHASE OV1 PKP A	Phase A of OV1 has picked up
	PHASE OV1 PKP B	Phase B of OV1 has picked up
	PHASE OV1 PKP C	Phase C of OV1 has picked up
	PHASE OV1 OP A	Phase A of OV1 has operated
	PHASE OV1 OP B	Phase B of OV1 has operated
	PHASE OV1 OP C	Phase C of OV1 has operated
	PHASE OV1 DPO A	Phase A of OV1 has dropped out
	PHASE OV1 DPO B	Phase B of OV1 has dropped out
	PHASE OV1 DPO C	Phase C of OV1 has dropped out
ELEMENT: Phase TOC	PHASE TOC1 PKP	At least one phase of PHASE TOC1 has picked up
	PHASE TOC1 OP	At least one phase of PHASE TOC1 has operated
	PHASE TOC1 DPO	At least one phase of PHASE TOC1 has dropped out
	PHASE TOC1 PKP A	Phase A of PHASE TOC1 has picked up
	PHASE TOC1 PKP B	Phase B of PHASE TOC1 has picked up
	PHASE TOC1 PKP C	Phase C of PHASE TOC1 has picked up
	PHASE TOC1 OP A	Phase A of PHASE TOC1 has operated
	PHASE TOC1 OP B	Phase B of PHASE TOC1 has operated
	PHASE TOC1 OP C	Phase C of PHASE TOC1 has operated
	PHASE TOC1 DPO A	Phase A of PHASE TOC1 has dropped out
	PHASE TOC1 DPO B	Phase B of PHASE TOC1 has dropped out
	PHASE TOC1 DPO C	Phase C of PHASE TOC1 has dropped out
	PHASE TOC2	Same set of operands as shown for PHASE TOC1
ELEMENT: Phase UV	PHASE UV1 PKP	At least one phase of UV1 has picked up
	PHASE UV1 OP	At least one phase of UV1 has operated
	PHASE UV1 DPO	At least one phase of UV1 has dropped out
	PHASE UV1 PKP A	Phase A of UV1 has picked up
	PHASE UV1 PKP B	Phase B of UV1 has picked up
	PHASE UV1 PKP C	Phase C of UV1 has picked up
	PHASE UV1 OP A	Phase A of UV1 has operated
	PHASE UV1 OP B	Phase B of UV1 has operated
	PHASE UV1 OP C	Phase C of UV1 has operated
	PHASE UV1 DPO A	Phase A of UV1 has dropped out
	PHASE UV1 DPO B	Phase B of UV1 has dropped out
	PHASE UV1 DPO C	Phase C of UV1 has dropped out
	PHASE UV2	Same set of operands as shown for PHASE UV1
ELEMENT: POTT	POTT OP	Permissive over-reaching transfer trip has operated
	POTT TX	Permissive signal sent
ELEMENT: Power Swing Detect	POWER SWING OUTER	Positive Sequence impedance in outer characteristic.
	POWER SWING MIDDLE	Positive Sequence impedance in middle characteristic.
	POWER SWING INNER	Positive Sequence impedance in inner characteristic.
	POWER SWING BLOCK	Power Swing Blocking element operated.
	POWER SWING TMRX PKP	Power Swing Timer *x* picked up.
	POWER SWING TRIP	Out-of-step Tripping operated.
	POWER SWING 50DD	The Power Swing element detected a disturbance other than power swing.
	POWER SWING INCOMING	An unstable power swing has been detected (incoming locus).
	POWER SWING OUTGOING	An unstable power swing has been detected (outgoing locus).
	POWER SWING UN/BLOCK	

Table 5–5: L90 FLEXLOGIC™ OPERANDS (Sheet 5 of 6)

OPERAND TYPE	OPERAND SYNTAX	OPERAND DESCRIPTION
ELEMENT: Selector Switch	SELECTOR 1 POS Y SELECTOR 1 BIT 0 SELECTOR 1 BIT 1 SELECTOR 1 BIT 2 SELECTOR 1 STP ALARM SELECTOR 1 BIT ALARM SELECTOR 1 ALARM SELECTOR 1 PWR ALARM	Selector Switch 1 is in Position Y (mutually exclusive operands). First bit of the 3-bit word encoding position of Selector 1. Second bit of the 3-bit word encoding position of Selector 1. Third bit of the 3-bit word encoding position of Selector 1. Position of Selector 1 has been pre-selected with the stepping up control input but not acknowledged. Position of Selector 1 has been pre-selected with the 3-bit control input but not acknowledged. Position of Selector 1 has been pre-selected but not acknowledged. Position of Selector Switch 1 is undetermined or restored from memory when the relay powers up and synchronizes to the 3-bit input.
	SELECTOR 2	Same set of operands as shown above for SELECTOR 1
ELEMENT: Setting Group	SETTING GROUP ACT 1 ↓ SETTING GROUP ACT 6	Setting Group 1 is active ↓ Setting Group 6 is active
ELEMENT: Disturbance Detector	SRCx 50DD OP	Source x Disturbance Detector is operated
ELEMENT: VTFF	SRCx VT FUSE FAIL OP SRCx VT FUSE FAIL DPO SRCx VT FUSE FAIL VOL LOSS	Source x VT Fuse Failure detector has operated Source x VT Fuse Failure detector has dropped out Source x has lost voltage signals (V2 above 25% or V1 below 70% of nominal)
ELEMENT: Stub Bus	STUB BUS OP	Stub Bus is operated
ELEMENT: Synchrocheck	SYNC 1 DEAD S OP SYNC 1 DEAD S DPO SYNC 1 SYNC OP SYNC 1 SYNC DPO SYNC 1 CLS OP SYNC 1 CLS DPO SYNC 1 V1 ABOVE MIN SYNC 1 V1 BELOW MAX SYNC 1 V2 ABOVE MIN SYNC 1 V2 BELOW MAX	Synchrocheck 1 dead source has operated Synchrocheck 1 dead source has dropped out Synchrocheck 1 in synchronization has operated Synchrocheck 1 in synchronization has dropped out Synchrocheck 1 close has operated Synchrocheck 1 close has dropped out Synchrocheck 1 V1 is above the minimum live voltage Synchrocheck 1 V1 is below the maximum dead voltage Synchrocheck 1 V2 is above the minimum live voltage Synchrocheck 1 V2 is below the maximum dead voltage
	SYNC 2	Same set of operands as shown for SYNC 1
FIXED OPERANDS	Off	Logic = 0. Does nothing and may be used as a delimiter in an equation list; used as 'Disable' by other features.
	On	Logic = 1. Can be used as a test setting.
INPUTS/OUTPUTS: Contact Inputs	Cont Ip 1 On Cont Ip 2 On ↓ Cont Ip 1 Off Cont Ip 2 Off ↓	(will not appear unless ordered) (will not appear unless ordered) ↓ (will not appear unless ordered) (will not appear unless ordered) ↓
INPUTS/OUTPUTS: Contact Outputs, Current (from detector on Form-A output only)	Cont Op 1 IOn Cont Op 2 IOn ↓	(will not appear unless ordered) (will not appear unless ordered) ↓
	Cont Op 1 IOff Cont Op 2 IOff ↓	(will not appear unless ordered) (will not appear unless ordered) ↓
INPUTS/OUTPUTS: Contact Outputs, Voltage (from detector on Form-A output only)	Cont Op 1 VOn Cont Op 2 VOn ↓	(will not appear unless ordered) (will not appear unless ordered) ↓
	Cont Op 1 VOff Cont Op 2 VOff ↓	(will not appear unless ordered) (will not appear unless ordered) ↓
INPUTS/OUTPUTS: Direct Input	Direct I/P 1-1 On ↓ Direct I/P 1-8 On	(appears only when L90 Comm card is used) ↓ (appears only when L90 Comm card is used)
	Direct I/P 2-1 On ↓ Direct I/P 2-8 On	(appears only when L90 Comm card is used) ↓ (appears only when L90 Comm card is used)
INPUTS/OUTPUTS: Remote Inputs	REMOTE INPUT 1 On ↓ REMOTE INPUT 32 On	Flag is set, logic=1 ↓ Flag is set, logic=1

Table 5–5: L90 FLEXLOGIC™ OPERANDS (Sheet 6 of 6)

OPERAND TYPE	OPERAND SYNTAX	OPERAND DESCRIPTION
INPUTS/OUTPUTS: Virtual Inputs	Virt Ip 1 On ↓ Virt Ip 32 On	Flag is set, logic=1 ↓ Flag is set, logic=1
INPUTS/OUTPUTS: Virtual Outputs	Virt Op 1 On ↓ Virt Op 64 On	Flag is set, logic=1 ↓ Flag is set, logic=1
LED TEST	LED TEST IN PROGRESS	An LED test has been initiated and has not finished.
REMOTE DEVICES	REMOTE DEVICE 1 On ↓ REMOTE DEVICE 16 On	Flag is set, logic=1 ↓ Flag is set, logic=1
	REMOTE DEVICE 1 Off ↓ REMOTE DEVICE 16 Off	Flag is set, logic=1 ↓ Flag is set, logic=1
RESETTING	RESET OP RESET OP (COMMS) RESET OP (OPERAND) RESET OP (PUSHBUTTON)	Reset command is operated (set by all 3 operands below) Communications source of the reset command Operand (assigned in the **INPUTS/OUTPUTS ⇨⇩ RESETTING** menu) source of the reset command Reset key (pushbutton) source of the reset command
SELF-DIAGNOSTICS	ANY MAJOR ERROR ANY MINOR ERROR ANY SELF-TEST BATTERY FAIL DSP ERROR EEPROM DATA ERROR EQUIPMENT MISMATCH FLEXLOGIC ERR TOKEN IRIG-B FAILURE LATCHING OUT ERROR LOW ON MEMORY NO DSP INTERRUPTS PRI ETHERNET FAIL PROGRAM MEMORY PROTOTYPE FIRMWARE REMOTE DEVICE OFF SEC ETHERNET FAIL SNTP FAILURE SYSTEM EXCEPTION UNIT NOT CALIBRATED UNIT NOT PROGRAMMED WATCHDOG ERROR	Any of the major self-test errors generated (major error) Any of the minor self-test errors generated (minor error) Any self-test errors generated (generic, any error) See description in Chapter 7: Commands and Targets.
UNAUTHORIZED ACCESS ALARM	UNAUTHORIZED ACCESS	Asserted when a password entry fails while accessing a password-protected level of the relay.
USER-PROGRAMMABLE PUSHBUTTONS	PUSHBUTTON x ON PUSHBUTTON x OFF	Pushbutton Number x is in the 'On' position Pushbutton Number x is in the 'Off' position

Some operands can be re-named by the user. These are the names of the breakers in the breaker control feature, the ID (identification) of contact inputs, the ID of virtual inputs, and the ID of virtual outputs. If the user changes the default name/ID of any of these operands, the assigned name will appear in the relay list of operands. The default names are shown in the FlexLogic™ Operands table above.

The characteristics of the logic gates are tabulated below, and the operators available in FlexLogic™ are listed in the FlexLogic™ Operators table.

Table 5–6: FLEXLOGIC™ GATE CHARACTERISTICS

GATES	NUMBER OF INPUTS	OUTPUT IS '1' (= ON) IF...
NOT	1	input is '0'
OR	2 to 16	any input is '1'
AND	2 to 16	all inputs are '1'
NOR	2 to 16	all inputs are '0'
NAND	2 to 16	any input is '0'
XOR	2	only one input is '1'

Table 5–7: FLEXLOGIC™ OPERATORS

TYPE	SYNTAX	DESCRIPTION	NOTES
Editor	INSERT	Insert a parameter in an equation list.	
	DELETE	Delete a parameter from an equation list.	
End	END	The first END encountered signifies the last entry in the list of processed FlexLogic™ parameters.	
One Shot	POSITIVE ONE SHOT	One shot that responds to a positive going edge.	A 'one shot' refers to a single input gate that generates a pulse in response to an edge on the input. The output from a 'one shot' is True (positive) for only one pass through the FlexLogic™ equation. There is a maximum of 32 'one shots'.
	NEGATIVE ONE SHOT	One shot that responds to a negative going edge.	
	DUAL ONE SHOT	One shot that responds to both the positive and negative going edges.	
Logic Gate	NOT	Logical Not	Operates on the previous parameter.
	OR(2) ↓ OR(16)	2 input OR gate ↓ 16 input OR gate	Operates on the 2 previous parameters. ↓ Operates on the 16 previous parameters.
	AND(2) ↓ AND(16)	2 input AND gate ↓ 16 input AND gate	Operates on the 2 previous parameters. ↓ Operates on the 16 previous parameters.
	NOR(2) ↓ NOR(16)	2 input NOR gate ↓ 16 input NOR gate	Operates on the 2 previous parameters. ↓ Operates on the 16 previous parameters.
	NAND(2) ↓ NAND(16)	2 input NAND gate ↓ 16 input NAND gate	Operates on the 2 previous parameters. ↓ Operates on the 16 previous parameters.
	XOR(2)	2 input Exclusive OR gate	Operates on the 2 previous parameters.
	LATCH (S,R)	Latch (Set, Reset) - reset-dominant	The parameter preceding LATCH(S,R) is the Reset input. The parameter preceding the Reset input is the Set input.
Timer	TIMER 1 ↓ TIMER 32	Timer set with FlexLogic™ Timer 1 settings. ↓ Timer set with FlexLogic™ Timer 32 settings.	The timer is started by the preceding parameter. The output of the timer is TIMER #.
Assign Virtual Output	= Virt Op 1 ↓ = Virt Op 64	Assigns previous FlexLogic™ parameter to Virtual Output 1. ↓ Assigns previous FlexLogic™ parameter to Virtual Output 64.	The virtual output is set by the preceding parameter

5.4.2 FLEXLOGIC™ RULES

When forming a FlexLogic™ equation, the sequence in the linear array of parameters must follow these general rules:

1. Operands must precede the operator which uses the operands as inputs.
2. Operators have only one output. The output of an operator must be used to create a virtual output if it is to be used as an input to two or more operators.
3. Assigning the output of an operator to a Virtual Output terminates the equation.
4. A timer operator (e.g. "TIMER 1") or virtual output assignment (e.g. " = Virt Op 1") may only be used once. If this rule is broken, a syntax error will be declared.

5.4.3 FLEXLOGIC™ EVALUATION

Each equation is evaluated in the order in which the parameters have been entered.

CAUTION

FlexLogic™ provides latches which by definition have a memory action, remaining in the set state after the set input has been asserted. However, they are *volatile*; i.e. they reset on the re-application of control power.

When making changes to settings, all FlexLogic™ equations are re-compiled whenever any new setting value is entered, so all latches are automatically reset. If it is necessary to re-initialize FlexLogic™ during testing, for example, it is suggested to power the unit down and then back up.

5.4.4 FLEXLOGIC™ EXAMPLE

This section provides an example of implementing logic for a typical application. The sequence of the steps is quite important as it should minimize the work necessary to develop the relay settings. Note that the example presented in the figure below is intended to demonstrate the procedure, not to solve a specific application situation.

In the example below, it is assumed that logic has already been programmed to produce Virtual Outputs 1 and 2, and is only a part of the full set of equations used. When using FlexLogic™, it is important to make a note of each Virtual Output used – a Virtual Output designation (1 to 64) can only be properly assigned once.



Figure 5–23: EXAMPLE LOGIC SCHEME

1. Inspect the example logic diagram to determine if the required logic can be implemented with the FlexLogic™ operators. If this is not possible, the logic must be altered until this condition is satisfied. Once this is done, count the inputs to each gate to verify that the number of inputs does not exceed the FlexLogic™ limits, which is unlikely but possible. If the number of inputs is too high, subdivide the inputs into multiple gates to produce an equivalent. For example, if 25 inputs to an AND gate are required, connect Inputs 1 through 16 to AND(16), 17 through 25 to AND(9), and the outputs from these two gates to AND(2).

   Inspect each operator between the initial operands and final virtual outputs to determine if the output from the operator is used as an input to more than one following operator. If so, the operator output must be assigned as a Virtual Output.

   For the example shown above, the output of the AND gate is used as an input to both OR#1 and Timer 1, and must therefore be made a Virtual Output and assigned the next available number (i.e. Virtual Output 3). The final output must also be assigned to a Virtual Output as Virtual Output 4, which will be programmed in the contact output section to operate relay H1 (i.e. Output Contact H1).

   Therefore, the required logic can be implemented with two FlexLogic™ equations with outputs of Virtual Output 3 and Virtual Output 4 as shown below.



Figure 5–24: LOGIC EXAMPLE WITH VIRTUAL OUTPUTS

2. Prepare a logic diagram for the equation to produce Virtual Output 3, as this output will be used as an operand in the Virtual Output 4 equation (create the equation for every output that will be used as an operand first, so that when these operands are required they will already have been evaluated and assigned to a specific Virtual Output). The logic for Virtual Output 3 is shown below with the final output assigned.



Figure 5–25: LOGIC FOR VIRTUAL OUTPUT 3

3. Prepare a logic diagram for Virtual Output 4, replacing the logic ahead of Virtual Output 3 with a symbol identified as Virtual Output 3, as shown below.



Figure 5–26: LOGIC FOR VIRTUAL OUTPUT 4

4. Program the FlexLogic™ equation for Virtual Output 3 by translating the logic into available FlexLogic™ parameters. The equation is formed one parameter at a time until the required logic is complete. It is generally easier to start at the output end of the equation and work back towards the input, as shown in the following steps. It is also recommended to list operator inputs from bottom to top. For demonstration, the final output will be arbitrarily identified as parameter 99, and each preceding parameter decremented by one in turn. Until accustomed to using FlexLogic™, it is suggested that a worksheet with a series of cells marked with the arbitrary parameter numbers be prepared, as shown below.



Figure 5–27: FLEXLOGIC™ WORKSHEET

5. Following the procedure outlined, start with parameter 99, as follows:

   99: The final output of the equation is Virtual Output 3, which is created by the operator "= Virt Op n". This parameter is therefore "= Virt Op 3."

98: The gate preceding the output is an AND, which in this case requires two inputs. The operator for this gate is a 2-input AND so the parameter is “AND(2)”. Note that FlexLogic™ rules require that the number of inputs to most types of operators must be specified to identify the operands for the gate. As the 2-input AND will operate on the two operands preceding it, these inputs must be specified, starting with the lower.

97: This lower input to the AND gate must be passed through an inverter (the NOT operator) so the next parameter is “NOT”. The NOT operator acts upon the operand immediately preceding it, so specify the inverter input next.

96: The input to the NOT gate is to be contact input H1c. The ON state of a contact input can be programmed to be set when the contact is either open or closed. Assume for this example the state is to be ON for a closed contact. The operand is therefore “Cont Ip H1c On”.

95: The last step in the procedure is to specify the upper input to the AND gate, the operated state of digital element 2. This operand is "DIG ELEM 2 OP".

Writing the parameters in numerical order can now form the equation for VIRTUAL OUTPUT 3:

```
[95] DIG ELEM 2 OP
[96] Cont Ip H1c On
[97] NOT
[98] AND(2)
[99] = Virt Op 3
```

It is now possible to check that this selection of parameters will produce the required logic by converting the set of parameters into a logic diagram. The result of this process is shown below, which is compared to the Logic for Virtual Output 3 diagram as a check.



Figure 5–28: FLEXLOGIC™ EQUATION FOR VIRTUAL OUTPUT 3

6. Repeating the process described for VIRTUAL OUTPUT 3, select the FlexLogic™ parameters for Virtual Output 4.

99: The final output of the equation is VIRTUAL OUTPUT 4 which is parameter “= Virt Op 4".

98: The operator preceding the output is Timer 2, which is operand “TIMER 2". Note that the settings required for the timer are established in the timer programming section.

97: The operator preceding Timer 2 is OR #2, a 3-input OR, which is parameter “OR(3)”.

96: The lowest input to OR #2 is operand “Cont Ip H1c On”.

95: The center input to OR #2 is operand “TIMER 1".

94: The input to Timer 1 is operand “Virt Op 3 On".

93: The upper input to OR #2 is operand “LATCH (S,R)”.

92: There are two inputs to a latch, and the input immediately preceding the latch reset is OR #1, a 4-input OR, which is parameter “OR(4)”.

91: The lowest input to OR #1 is operand “Virt Op 3 On".

90: The input just above the lowest input to OR #1 is operand “XOR(2)”.

89: The lower input to the XOR is operand “DIG ELEM 1 PKP”.

88: The upper input to the XOR is operand “Virt Ip 1 On".

87: The input just below the upper input to OR #1 is operand “Virt Op 2 On".

86: The upper input to OR #1 is operand “Virt Op 1 On".

85: The last parameter is used to set the latch, and is operand “Virt Op 4 On".

The equation for VIRTUAL OUTPUT 4 is:

```
[85] Virt Op 4 On
[86] Virt Op 1 On
[87] Virt Op 2 On
[88] Virt Ip 1 On
[89] DIG ELEM 1 PKP
[90] XOR(2)
[91] Virt Op 3 On
[92] OR(4)
[93] LATCH (S,R)
[94] Virt Op 3 On
[95] TIMER 1
[96] Cont Ip H1c On
[97] OR(3)
[98] TIMER 2
[99] = Virt Op 4
```

It is now possible to check that the selection of parameters will produce the required logic by converting the set of parameters into a logic diagram. The result of this process is shown below, which is compared to the Logic for Virtual Output 4 diagram as a check.



Figure 5–29: FLEXLOGIC™ EQUATION FOR VIRTUAL OUTPUT 4

7. Now write the complete FlexLogic™ expression required to implement the logic, making an effort to assemble the equation in an order where Virtual Outputs that will be used as inputs to operators are created before needed. In cases where a lot of processing is required to perform logic, this may be difficult to achieve, but in most cases will not cause problems as all logic is calculated at least 4 times per power frequency cycle. The possibility of a problem caused by sequential processing emphasizes the necessity to test the performance of FlexLogic™ before it is placed in service.

   In the following equation, Virtual Output 3 is used as an input to both Latch 1 and Timer 1 as arranged in the order shown below:

```
DIG ELEM 2 OP
Cont Ip H1c On
NOT
AND(2)
```

```
= Virt Op 3
Virt Op 4 On
Virt Op 1 On
Virt Op 2 On
Virt Ip 1 On
DIG ELEM 1 PKP
XOR(2)
Virt Op 3 On
OR(4)
LATCH (S,R)
Virt Op 3 On
TIMER 1
Cont Ip H1c On
OR(3)
TIMER 2
= Virt Op 4
END
```

In the expression above, the Virtual Output 4 input to the 4-input OR is listed before it is created. This is typical of a form of feedback, in this case, used to create a seal-in effect with the latch, and is correct.

8. The logic should always be tested after it is loaded into the relay, in the same fashion as has been used in the past. Testing can be simplified by placing an "END" operator within the overall set of FlexLogic™ equations. The equations will then only be evaluated up to the first "END" operator.

   The "On" and "Off" operands can be placed in an equation to establish a known set of conditions for test purposes, and the "INSERT" and "DELETE" commands can be used to modify equations.

5.4.5 FLEXLOGIC™ EQUATION EDITOR

PATH: SETTINGS ⇨⇩ FLEXLOGIC ⇨ FLEXLOGIC EQUATION EDITOR



There are 512 FlexLogic™ entries available, numbered from 1 to 512, with default ‘END’ entry settings. If a "Disabled" Element is selected as a FlexLogic™ entry, the associated state flag will never be set to ‘1’. The ‘+/–‘ key may be used when editing FlexLogic™ equations from the keypad to quickly scan through the major parameter types.

5.4.6 FLEXLOGIC™ TIMERS

PATH: SETTINGS ⇨⇩ FLEXLOGIC ⇨⇩ FLEXLOGIC TIMERS ⇨ FLEXLOGIC TIMER 1(32)



There are 32 identical FlexLogic™ timers available. These timers can be used as operators for FlexLogic™ equations.

- **TIMER 1 TYPE:** This setting is used to select the time measuring unit.
- **TIMER 1 PICKUP DELAY:** Sets the time delay to pickup. If a pickup delay is not required, set this function to "0".
- **TIMER 1 DROPOUT DELAY:** Sets the time delay to dropout. If a dropout delay is not required, set this function to "0".

PATH: SETTING ⇨⇩ FLEXLOGIC ⇨⇩ FLEXELEMENTS ⇨ FLEXELEMENT 1(8)



A FlexElement™ is a universal comparator that can be used to monitor any analog actual value calculated by the relay or a net difference of any two analog actual values of the same type. The effective operating signal could be treated as a signed number or its absolute value could be used as per user's choice.

The element can be programmed to respond either to a signal level or to a rate-of-change (delta) over a pre-defined period of time. The output operand is asserted when the operating signal is higher than a threshold or lower than a threshold as per user's choice.



Figure 5–30: FLEXELEMENT™ SCHEME LOGIC

The **FLEXELEMENT 1 +IN** setting specifies the first (non-inverted) input to the FlexElement™. Zero is assumed as the input if this setting is set to "Off". For proper operation of the element at least one input must be selected. Otherwise, the element will not assert its output operands.

This **FLEXELEMENT 1 –IN** setting specifies the second (inverted) input to the FlexElement™. Zero is assumed as the input if this setting is set to "Off". For proper operation of the element at least one input must be selected. Otherwise, the element will not assert its output operands. This input should be used to invert the signal if needed for convenience, or to make the element respond to a differential signal such as for a top-bottom oil temperature differential alarm. The element will not operate if the two input signals are of different types, for example if one tries to use active power and phase angle to build the effective operating signal.

The element responds directly to the differential signal if the **FLEXELEMENT 1 INPUT MODE** setting is set to "Signed". The element responds to the absolute value of the differential signal if this setting is set to "Absolute". Sample applications for the "Absolute" setting include monitoring the angular difference between two phasors with a symmetrical limit angle in both directions; monitoring power regardless of its direction, or monitoring a trend regardless of whether the signal increases of decreases.

The element responds directly to its operating signal – as defined by the **FLEXELEMENT 1 +IN**, **FLEXELEMENT 1 –IN** and **FLEXELEMENT 1 INPUT MODE** settings – if the **FLEXELEMENT 1 COMP MODE** setting is set to "Level". The element responds to the rate of change of its operating signal if the **FLEXELEMENT 1 COMP MODE** setting is set to "Delta". In this case the **FLEXELEMENT 1 dt UNIT** and **FLEXELEMENT 1 dt** settings specify how the rate of change is derived.

The **FLEXELEMENT 1 DIRECTION** setting enables the relay to respond to either high or low values of the operating signal. The following figure explains the application of the **FLEXELEMENT 1 DIRECTION**, **FLEXELEMENT 1 PICKUP** and **FLEXELEMENT 1 HYSTERESIS** settings.



Figure 5–31: FLEXELEMENT™ DIRECTION, PICKUP, AND HYSTERESIS

In conjunction with the **FLEXELEMENT 1 INPUT MODE** setting the element could be programmed to provide two extra characteristics as shown in the figure below.



Figure 5–32: FLEXELEMENT™ INPUT MODE SETTING

The **FLEXELEMENT 1 PICKUP** setting specifies the operating threshold for the effective operating signal of the element. If set to "Over", the element picks up when the operating signal exceeds the **FLEXELEMENT 1 PICKUP** value. If set to "Under", the element picks up when the operating signal falls below the **FLEXELEMENT 1 PICKUP** value.

The **FLEXELEMENT 1 HYSTERESIS** setting controls the element dropout. It should be noticed that both the operating signal and the pickup threshold can be negative facilitating applications such as reverse power alarm protection. The FlexElement™ can be programmed to work with all analog actual values measured by the relay. The **FLEXELEMENT 1 PICKUP** setting is entered in pu values using the following definitions of the base units:

Table 5–8: FLEXELEMENT™ BASE UNITS

87L SIGNALS (Local IA Mag, IB, and IC) (Diff Curr IA Mag, IB, and IC) (Terminal 1 IA Mag, IB, and IC) (Terminal 2 IA Mag, IB and IC)	I_{BASE} = maximum primary RMS value of the +IN and –IN inputs (CT primary for source currents, and 87L source primary current for line differential currents)
87L SIGNALS (Op Square Curr IA, IB, and IC) (Rest Square Curr IA, IB, and IC)	BASE = Squared CT secondary of the 87L source
BREAKER ARCING AMPS (Brk X Arc Amp A, B, and C)	BASE = 2000 $kA^2 \times$ cycle
dcmA	BASE = maximum value of the **DCMA INPUT MAX** setting for the two transducers configured under the +IN and –IN inputs.
FREQUENCY	f_{BASE} = 1 Hz
PHASE ANGLE	φ_{BASE} = 360 degrees (see the UR angle referencing convention)
POWER FACTOR	PF_{BASE} = 1.00
RTDs	BASE = 100°C
SOURCE CURRENT	I_{BASE} = maximum nominal primary RMS value of the +IN and –IN inputs
SOURCE POWER	P_{BASE} = maximum value of $V_{BASE} \times I_{BASE}$ for the +IN and –IN inputs
SOURCE VOLTAGE	V_{BASE} = maximum nominal primary RMS value of the +IN and –IN inputs
SYNCHROCHECK (Max Delta Volts)	V_{BASE} = maximum primary RMS value of all the sources related to the +IN and –IN inputs

The **FLEXELEMENT 1 HYSTERESIS** setting defines the pickup–dropout relation of the element by specifying the width of the hysteresis loop as a percentage of the pickup value as shown in the FlexElement™ Direction, Pickup, and Hysteresis diagram.

The **FLEXELEMENT 1 DT UNIT** setting specifies the time unit for the setting **FLEXELEMENT 1 dt**. This setting is applicable only if **FLEXELEMENT 1 COMP MODE** is set to "Delta". The **FLEXELEMENT 1 DT** setting specifies duration of the time interval for the rate of change mode of operation. This setting is applicable only if **FLEXELEMENT 1 COMP MODE** is set to "Delta".

This **FLEXELEMENT 1 PKP DELAY** setting specifies the pickup delay of the element. The **FLEXELEMENT 1 RST DELAY** setting specifies the reset delay of the element.

PATH: SETTINGS ⇨⇩ FLEXLOGIC ⇨⇩ NON-VOLATILE LATCHES ⇨ LATCH 1(16)



The non-volatile latches provide a permanent logical flag that is stored safely and will not reset upon reboot after the relay is powered down. Typical applications include sustaining operator commands or permanently block relay functions, such as Autorecloser, until a deliberate HMI action resets the latch. The settings, logic, and element operation are described below:

- **LATCH 1 TYPE**: This setting characterizes Latch 1 to be Set- or Reset-dominant.
- **LATCH 1 SET**: If asserted, the specified FlexLogic™ operands 'sets' Latch 1.
- **LATCH 1 RESET**: If asserted, the specified FlexLogic™ operand 'resets' Latch 1.

LATCH N TYPE	LATCH N SET	LATCH N RESET	LATCH N ON	LATCH N OFF
Reset Dominant	ON	OFF	ON	OFF
	OFF	OFF	Previous State	Previous State
	ON	ON	OFF	ON
	OFF	ON	OFF	ON
Set Dominant	ON	OFF	ON	OFF
	ON	ON	ON	OFF
	OFF	OFF	Previous State	Previous State
	OFF	ON	OFF	ON



Figure 5–33: NON-VOLATILE LATCH OPERATION TABLE (N=1 to 16) AND LOGIC

5.5.1 OVERVIEW

Each protection element can be assigned up to six different sets of settings according to Setting Group designations 1 to 6. The performance of these elements is defined by the active Setting Group at a given time. Multiple setting groups allow the user to conveniently change protection settings for different operating situations (e.g. altered power system configuration, season of the year). The active setting group can be preset or selected via the **SETTING GROUPS** menu (see the *Control Elements* section later in this chapter). See also the *Introduction to Elements* section at the beginning of this chapter.

5.5.2 SETTING GROUP

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6)



Each of the six Setting Group menus is identical. **SETTING GROUP 1** (the default active group) automatically becomes active if no other group is active (see the Control Elements section for additional details).

5.5.3 LINE DIFFERENTIAL ELEMENTS

a) MAIN MENU

PATH: SETTINGS ⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨ LINE DIFFERENTIAL ELEMENTS



b) CURRENT DIFFERENTIAL

PATH: SETTINGS ⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨ LINE DIFFERENTIAL... ⇨ CURRENT DIFFERENTIAL



- **CURRENT DIFF SIGNAL SOURCE:** Selects the source for the current differential element local operating current.
- **CURRENT DIFF BLOCK:** Selects a FlexLogic™ operand to block the operation of the current differential element.
- **CURRENT DIFF PICKUP:** This setting is used to select current differential pickup value.
- **CURRENT DIFF CT TAP 1(2):** This setting adapts the Remote Terminal 1(2) (communication channel) CT ratio to the local ratio if the CT ratios for the Local and Remote 1(2) Terminals are different. The setting value is determined by CT_{prim_rem} / CT_{prim_loc} for local and remote terminal CTs (where CT_{prim_rem} / CT_{prim_loc} is referred to as the CT primary rated current). See the CURRENT DIFFERENTIAL SETTINGS application example in Chapter 9 for details.
- **CURRENT DIFF RESTRAINT 1(2):** Selects the bias characteristic for the first (second) slope.
- **CURRENT DIFF BREAK PT:** This setting is used to select an intersection point between the two slopes.
- **CURRENT DIFF DTT:** Enables/disables the sending of a DTT by the current differential element on per single-phase basis to remote relays. To allow the L90 to restart from Master-Master to Master-Slave mode (very important on three-terminal applications), **CURR DIFF DTT** must be set to "Enabled".
- **CURRENT DIFF KEY DTT**: This setting selects an additional protection element (besides the current differential element; for example, distance element or breaker failure) which keys the DTT on a per three-phase basis.

NOTE

For the current differential element to function properly, it is imperative that all L90 relays on the protected line have the same firmware revisions.



Figure 5–34: CURRENT DIFFERENTIAL SCHEME LOGIC

c) STUB BUS

PATH: SETTINGS ⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨ LINE DIFFERENTIAL ELEMENTS ⇨⇩ STUB BUS

```
■ STUB BUS
■
```

```
STUB BUS FUNCTION:
Disabled
```
Range: Disabled, Enabled

MESSAGE

```
STUB BUS DISCONNECT:
Off
```
Range: FlexLogic™ operand

MESSAGE

```
STUB BUS TRIGGER:
Off
```
Range: FlexLogic™ operand

MESSAGE

```
STUB BUS TARGET:
Self-reset
```
Range: Self-reset, Latched, Disabled

MESSAGE

```
STUB BUS EVENTS:
Disabled
```
Range: Disabled, Enabled

The Stub Bus element protects for faults between 2 breakers in a breaker-and-a-half or ring bus configuration when the line disconnect switch is open. At the same time, if the line is still energized through the remote terminal(s), differential protection is still required (the line may still need to be energized because there is a tapped load on a two terminal line or because the line is a three terminal line with two of the terminals still connected). Correct operation for this condition is achieved by the local relay sending zero current values to the remote end(s) so that a local bus fault does not result in tripping the line. At the local end, the differential element is disabled and stub bus protection is provided by a user-selected overcurrent element. If there is a line fault, the remote end(s) will trip on differential but local differential function and DTT signal (if enabled) to the local end, will be blocked by the stub bus logic allowing the local breakers to remain closed.

- **STUB BUS TRIGGER:** There are three requirements for Stub Bus operation: the element must be enabled, an indication that the line disconnect is open, and the **STUB BUS TRIGGER** setting is set as indicated below. There are two methods of setting the stub bus trigger and thus setting up Stub Bus operation:

  1. If **STUB BUS TRIGGER** is "On", the STUB BUS OPERATE operand picks up as soon as the disconnect switch opens, causing zero currents to be transmitted to remote end(s) and DTT receipt from remote end(s) to be permanently blocked. An overcurrent element, blocked by disconnect switch closed, provides protection for the local bus.
  2. An alternate method is to set **STUB BUS TRIGGER** to be the pickup of an assigned instantaneous overcurrent element. The IOC element must operate quickly enough to pick up the STUB BUS OPERATE operand, disable the local differential, and send zero currents to the other terminal(s). If the bus minimum fault current is above 5 times the IOC pickup, tests have confirmed that the STUB BUS OPERATE operand always pick up correctly for a stub bus fault and prevents tripping of the remote terminal. If minimum stub bus fault current is below this value, then Method 1 should be used. Note also that correct testing of stub bus operation, when this method is used, requires sudden injection of a fault currents above 5 times IOC pickup. The assigned current element should be mapped to appropriate output contact(s) to trip the stub bus breakers. It should be blocked unless disconnect is open.

- **STUB BUS DISCONNECT:** Selects a FlexLogic™ operand to represent the open state of auxiliary contact of line disconnect switch (logic “1” when line disconnect switch is open). If necessary, simple logic representing not only line disconnect switch but also the closed state of the breakers can be created with FlexLogic™ and assigned to this setting.

- **STUB BUS TRIGGER:** Selects a FlexLogic™ operand that causes the STUB BUS OPERATE operand to pick up if the line disconnect is open. It can be set either to "On" or to an IOC element (see above). If the IOC used for the stub bus protection is set with a time delay, then **STUB BUS TRIGGER** should use the IOC PKP operand. The source assigned for the current of this element must cover the stub between CTs of the associated breakers and disconnect switch.



Figure 5–35: STUB BUS SCHEME LOGIC

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ LINE PICKUP



The Line Pickup feature uses a combination of undercurrent and undervoltage to identify a line that has been de-energized (line end open). Alternately, the user may assign a FlexLogic™ operand to the **TERMINAL OPEN** setting that specifies the terminal status. Three instantaneous overcurrent elements are used to identify a previously de-energized line that has been closed onto a fault. Faults other than close-in faults can be identified satisfactorily with the Distance elements.

Co-ordination features are included to ensure satisfactory operation when high speed 'automatic reclosure (AR)' is employed. The **AR CO-ORD DELAY** setting allows the overcurrent setting to be below the expected load current seen after reclose. Co-ordination is achieved by the positive sequence overvoltage element picking up and blocking the trip path, before the **AR CO-ORD DELAY** times out. The **AR CO-ORD BYPASS** setting is normally enabled. It is disabled if high speed autoreclosure is implemented.

The positive sequence undervoltage pickup setting is based on phase to neutral quantities. If Delta VTs are used, then this per unit pickup is based on the (**VT SECONDARY** setting) / $\sqrt{3}$.

The line pickup protection incorporates Zone 1 extension capability. When the line is being re-energized from the local terminal, pickup of an overreaching Zone 2 or excessive phase current within six power cycles after the autorecloser issues a close command results in the LINE PICKUP RCL TRIP FlexLogic™ operand. Configure the LINE PICKUP RCL TRIP operand to perform a trip action if the intent is apply Zone 1 extension.

The Zone 1 extension philosophy used here normally operates from an under-reaching zone, and uses an overreaching distance zone when reclosing the line with the other line end open. The **AR ACCELERATE** setting is provided to achieve Zone 1 extension functionality if external autoreclosure is employed. Another Zone 1 extension approach is to permanently apply an overreaching zone, and reduce the reach when reclosing. This philosophy can be programmed via the Autoreclose scheme.



Figure 5–36: LINE PICKUP SCHEME LOGIC

a) MAIN MENU

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ DISTANCE

```
■ DISTANCE
■
```

```
DISTANCE
SOURCE: SRC 1
```

Range: SRC 1, SRC 2

MESSAGE

```
MEMORY
DURATION: 10 cycles
```

Range: 5 to 25 cycles in steps of 1

MESSAGE

```
FORCE SELF-POLAR:
Off
```

Range: FlexLogic™ operand

MESSAGE

```
■ PHASE DISTANCE Z2
■
```

See page 5–77.

MESSAGE

```
■ GROUND DISTANCE Z2
■
```

See page 5–82.

Three common settings (**DISTANCE SOURCE**, **MEMORY DURATION**, and **FORCE SELF-POLAR**) and two menus for one zone of phase and ground distance protection are available. The **DISTANCE SOURCE** identifies the Signal Source for all distance functions. The Mho distance functions use a dynamic characteristic: the positive-sequence voltage – either memorized or actual – is used as a polarizing signal. The memory voltage is also used by the built-in directional supervising functions applied for both the Mho and Quad characteristics.

5

The **MEMORY DURATION** setting specifies the length of time a memorized positive-sequence voltage should be used in the distance calculations. After this interval expires, the relay checks the magnitude of the actual positive-sequence voltage. If it is higher than 10% of the nominal, the actual voltage is used, if lower – the memory voltage continues to be used.

The memory is established when the positive-sequence voltage stays above 80% of its nominal value for five power system cycles. For this reason it is important to ensure that the nominal secondary voltage of the VT is entered correctly under the SETTINGS ⇩ SYSTEM SETUP ⇨ AC INPUTS ⇨⇩ VOLTAGE BANK menu.

Set **MEMORY DURATION** long enough to ensure stability on close-in reverse three-phase faults. For this purpose, the maximum fault clearing time (breaker fail time) in the substation should be considered. On the other hand, the **MEMORY DURATION** cannot be too long as the power system may experience power swing conditions rotating the voltage and current phasors slowly while the memory voltage is static, as frozen at the beginning of the fault. Keeping the memory in effect for too long may eventually lead to incorrect operation of the distance functions.

The distance zones can be forced to become self-polarized through the **FORCE SELF-POLAR** setting. Any user-selected condition (FlexLogic™ operand) can be configured to force self-polarization. When the selected operand is asserted (logic 1), the distance functions become self-polarized regardless of other memory voltage logic conditions. When the selected operand is de-asserted (logic 0), the distance functions follow other conditions of the memory voltage logic as shown below.

NOTE

The distance zones of the L90 is are identical to that of the UR-series D60 Line Distance Relay. For additional information on the L90 distance functions, please refer to Chapter 8 of the D60 manual, available on the Products CD or free of charge on the GE Multilin web page.



Figure 5–37: MEMORY VOLTAGE LOGIC

b) PHASE DISTANCE (ANSI 21P)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ DISTANCE ⇨⇩ PHASE DISTANCE Z2

■ PHASE DISTANCE Z2 ■	◀▶	PHS DIST Z2 FUNCTION: Disabled	Range: Disabled, Enabled
MESSAGE	▲▼	PHS DIST Z2 DIRECTION: Forward	Range: Forward, Reverse
MESSAGE	▲▼	PHS DIST Z2 SHAPE: Mho	Range: Mho, Quad
MESSAGE	▲▼	PHS DIST Z2 XFMR VOL CONNECTION: None	Range: None, Dy1, Dy3, Dy5, Dy7, Dy9, Dy11, Yd1, Yd3, Yd5, Yd7, Yd9, Yd11
MESSAGE	▲▼	PHS DIST Z2 XFMR CUR CONNECTION: None	Range: None, Dy1, Dy3, Dy5, Dy7, Dy9, Dy11, Yd1, Yd3, Yd5, Yd7, Yd9, Yd11
MESSAGE	▲▼	PHS DIST Z2 REACH: 2.00 Ω	Range: 0.02 to 250.00 Ω in steps of 0.01
MESSAGE	▲▼	PHS DIST Z2 RCA: 85°	Range: 30 to 90° in steps of 1
MESSAGE	▲▼	PHS DIST Z2 COMP LIMIT: 90°	Range: 30 to 90° in steps of 1
MESSAGE	▲▼	PHS DIST Z2 DIR RCA: 85°	Range: 30 to 90° in steps of 1
MESSAGE	▲▼	PHS DIST Z2 DIR COMP LIMIT: 90°	Range: 30 to 90° in steps of 1
MESSAGE	▲▼	PHS DIST Z2 QUAD RGT BLD: 10.00 Ω	Range: 0.02 to 500.00 Ω in steps of 0.01
MESSAGE	▲▼	PHS DIST Z2 QUAD RGT BLD RCA: 85°	Range: 60 to 90° in steps of 1
MESSAGE	▲▼	PHS DIST Z2 QUAD LFT BLD: 10.00 Ω	Range: 0.02 to 500.00 Ω in steps of 0.01
MESSAGE	▲▼	PHS DIST Z2 QUAD LFT BLD RCA: 85°	Range: 60 to 90° in steps of 1
MESSAGE	▲▼	PHS DIST Z2 SUPV: 0.200 pu	Range: 0.050 to 30.000 pu in steps of 0.001
MESSAGE	▲▼	PHS DIST Z2 VOLT LEVEL: 0.000 pu	Range: 0.000 to 5.000 pu in steps of 0.001
MESSAGE	▲▼	PHS DIST Z2 DELAY: 0.000 s	Range: 0.000 to 65.535 s in steps of 0.001
MESSAGE	▲▼	PHS DIST Z2 BLK: Off	Range: FlexLogic™ operand
MESSAGE	▲▼	PHS DIST Z2 TARGET: Self-reset	Range: Self-reset, Latched, Disabled
MESSAGE	▲	PHS DIST Z2 EVENTS: Disabled	Range: Disabled, Enabled

The phase mho distance function uses a dynamic 100% memory-polarized mho characteristic with additional reactance, directional, and overcurrent supervising characteristics. The phase quad distance function is comprised of a reactance characteristic, right and left blinders, and 100% memory-polarized directional and current supervising characteristics.

One zone of phase distance protection are provided. The zone is configured through its own setting menu. All of the settings can be independently modified except:

1. The **SIGNAL SOURCE** setting (common for phase and ground elements as entered under **SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ DISTANCE**).
2. The **MEMORY DURATION** setting (common for phase and ground elements as entered under **SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ DISTANCE**).

The common distance settings described earlier must be properly chosen for correct operation of the phase distance elements.

WARNING

Ensure that the PHASE VT SECONDARY VOLTAGE setting (see the SETTINGS ⇨⇩ SYSTEM SETUP ⇨ AC INPUTS ⇨⇩ VOLTAGE BANK menu) is set correctly to prevent improper operation of associated memory action.

- **PHS DIST Z2 DIRECTION:** Zone 2 is reversible. The forward direction by the **PHS DIST Z2 RCA** setting, whereas the reverse direction is shifted 180° from that angle.
- **PHS DIST Z2 SHAPE:** This setting selects the shape of the phase distance function between the mho and quad characteristics. The two characteristics and their possible variations are shown in the following figures.



Figure 5–38: MHO DISTANCE CHARACTERISTIC



Figure 5–39: QUAD DISTANCE CHARACTERISTIC



Figure 5–40: MHO DISTANCE CHARACTERISTIC SAMPLE SHAPES



Figure 5–41: QUAD DISTANCE CHARACTERISTIC SAMPLE SHAPES

- **PHS DIST Z2 XFMR VOL CONNECTION:** The phase distance elements can be applied to look through a three-phase delta-wye or wye-delta power transformer. In addition, VTs and CTs could be located independently from one another at different windings of the transformer. If the potential source is located at the correct side of the transformer, this setting shall be set to "None".

  This setting specifies the location of the voltage source with respect to the involved power transformer in the direction of the zone.

- **PHS DIST Z2 XFMR CUR CONNECTION:** This setting specifies the location of the current source with respect to the involved power transformer in the direction of the zone.

  See Chapter 8: Theory of Operation for more details, and Chapter 9: Application of Settings for information on how to calculate distance reach settings in applications involving power transformers.

- **PHS DIST Z2 REACH:** This setting defines the zone reach. The reach impedance is entered in secondary ohms. The reach impedance angle is entered as the **PHS DIST Z2 RCA** setting.

- **PHS DIST Z2 RCA:** This setting specifies the characteristic angle (similar to the "maximum torque angle" in previous technologies) of the phase distance characteristic. The setting is an angle of reach impedance as shown in Mho Distance Characteristic and Quad Distance Characteristic figures. This setting is independent from **PHS DIST Z2 DIR RCA**, the characteristic angle of an extra directional supervising function.

- **PHS DIST Z2 COMP LIMIT:** This setting shapes the operating characteristic. In particular, it produces the lens-type characteristic of the MHO function and a tent-shaped characteristic of the reactance boundary of the quad function. If the mho shape is selected, the same limit angle applies to both the mho and supervising reactance comparators. In conjunction with the mho shape selection, the setting improves loadability of the protected line. In conjunction with the quad characteristic, this setting improves security for faults close to the reach point by adjusting the reactance boundary into a tent-shape.

- **PHS DIST Z2 DIR RCA:** This setting selects the characteristic angle (or "maximum torque angle") of the directional supervising function. If the mho shape is applied, the directional function is an extra supervising function as the dynamic mho characteristic itself is a directional one. In conjunction with the quad shape selection, this setting defines the only directional function built into the phase distance element. The directional function uses the memory voltage for polarization. This setting typically equals the distance characteristic angle **PHS DIST Z2 RCA**.

- **PHS DIST Z2 DIR COMP LIMIT:** Selects the comparator limit angle for the directional supervising function.

- **PHS DIST Z2 QUAD RGT BLD:** This setting defines the right blinder position of the quad characteristic along the resistive axis of the impedance plane (see the Quad Distance Characteristic figure). The angular position of the blinder is adjustable with the use of the **PHS DIST Z2 QUAD RGT BLD RCA** setting. This setting applies only to the quad characteristic and should be set giving consideration to the maximum load current and required resistive coverage.

- **PHS DIST Z2 QUAD RGT BLD RCA:** This setting defines the angular position of the right blinder of the quad characteristic (see the Quad Distance Characteristic figure). This setting applies only to the quad characteristic.

- **PHS DIST Z2 QUAD LFT BLD:** This setting defines the left blinder position of the quad characteristic along the resistive axis of the impedance plane (see the Quad Distance Characteristic figure). The angular position of the blinder is adjustable with the use of the **PHS DIST Z2 QUAD LFT BLD RCA** setting. This setting applies only to the quad characteristic and should be set with consideration to the maximum load current.

- **PHS DIST Z2 QUAD LFT BLD RCA:** This setting defines the angular position of the left blinder of the quad characteristic (see the Quad Distance Characteristic figure). This setting applies only to the quad characteristic.

- **PHS DIST Z2 SUPV:** The phase distance elements are supervised by the magnitude of the line-to-line current (fault loop current used for the distance calculations). For convenience, $\sqrt{3}$ is accommodated by the pickup (i.e., before being used, the entered value of the threshold setting is multiplied by $\sqrt{3}$).

  If the minimum fault current level is sufficient, the current supervision pickup should be set above maximum full load current preventing maloperation under VT fuse fail conditions. This requirement may be difficult to meet for remote faults at the end of Zone 2. If this is the case, the current supervision pickup would be set below the full load current, but this may result in maloperation during fuse fail conditions.

- **PHS DIST Z2 VOLT LEVEL:** This setting is relevant for applications on series-compensated lines, or in general, if series capacitors are located between the relaying point and a point where the zone shall not overreach. For plain (non-compensated) lines, set to zero. Otherwise, the setting is entered in per unit of the phase VT bank configured under the **DISTANCE SOURCE**. See Chapter 8: Theory of Operation for more details, and Chapter 9: Application of Settings for information on how to calculate this setting for applications on series compensated lines.

- **PHS DIST Z2 DELAY:** This setting allows the user to delay operation of the distance elements and implement stepped distance protection. The distance element timer for Zone 2 applies a short dropout delay to cope with faults located close to the zone boundary when small oscillations in the voltages and/or currents could inadvertently reset the timer.
- **PHS DIST Z2 BLK:** This setting enables the user to select a FlexLogic™ operand to block a given distance element. VT fuse fail detection is one of the applications for this setting.



Figure 5–42: PHASE DISTANCE ZONE 2 OP SCHEME



Figure 5–43: PHASE DISTANCE ZONE 2 SCHEME LOGIC

c) GROUND DISTANCE (ANSI 21G)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ DISTANCE ⇨⇩ GROUND DISTANCE Z2



MESSAGE

```
GND DIST Z2
EVENTS: Disabled
```

Range: Disabled, Enabled

The ground Mho distance function uses a dynamic 100% memory-polarized mho characteristic with additional reactance, directional, current, and phase selection supervising characteristics. The ground quadrilateral distance function is composed of a reactance characteristic, right and left blinders, and 100% memory-polarized directional, overcurrent, and phase selection supervising characteristics.

The reactance supervision uses zero-sequence current as a polarizing quantity making the characteristic adaptable to the pre-fault power flow. The directional supervision uses memory voltage as polarizing quantity and both zero- and negative-sequence currents as operating quantities.

The phase selection supervision restrains the ground elements during double-line-to-ground faults as they – by principles of distance relaying – may be inaccurate in such conditions. The ground distance element applies additional zero-sequence directional supervision.

The setting menu configures the basic distance settings except for:

1. The **SIGNAL SOURCE** setting (common for both phase and ground elements as entered under the **SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ DISTANCE** menu).
2. The **MEMORY DURATION** setting (common for both phase and ground elements as entered under the **SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ DISTANCE** menu).

The common distance settings noted at the start of the Distance section must be properly chosen for correct operation of the ground distance elements.

WARNING

Ensure that the PHASE VT SECONDARY VOLTAGE (see the SETTINGS ⇨⇩ SYSTEM SETUP ⇨ AC INPUTS ⇨⇩ VOLTAGE BANK menu) is set correctly to prevent improper operation of associated memory action.

- **GND DIST Z2 DIRECTION:** The zone is reversible. The forward direction is defined by the **GND DIST Z2 RCA** setting and the reverse direction is shifted by 180° from that angle.
- **GND DIST Z2 SHAPE:** This setting selects the shape of the ground distance characteristic between the mho and quad characteristics.
- **GND DIST Z2 Z0/Z1 MAG:** This setting specifies the ratio between the zero-sequence and positive-sequence impedance required for zero-sequence compensation of the ground distance elements. This setting enables precise settings for tapped, non-homogeneous, and series compensated lines.
- **GND DIST Z2 Z0/Z1 ANG:** This setting specifies the angle difference between the zero-sequence and positive-sequence impedance required for zero-sequence compensation of the ground distance elements. The entered value is the zero-sequence impedance angle minus the positive-sequence impedance angle. This setting enables precise values for tapped, non-homologous, and series-compensated lines.
- **GND DIST Z2 ZOM/Z1 MAG:** The ground distance elements can be programmed to apply compensation for the zero-sequence mutual coupling between parallel lines. If this compensation is required, the ground current from the parallel line (3I_0) measured in the direction of the zone being compensated must be connected to the ground input CT of the CT bank configured under the **DISTANCE SOURCE**. This setting specifies the ratio between the magnitudes of the mutual zero-sequence impedance between the lines and the positive-sequence impedance of the protected line. It is imperative to set this setting to zero if the compensation is not to be performed.
- **GND DIST Z2 ZOM/Z1 ANG:** This setting specifies the angle difference between the mutual zero-sequence impedance between the lines and the positive-sequence impedance of the protected line.
- **GND DIST Z2 REACH:** This setting defines the reach of the zone. The angle of the reach impedance is entered as the **GND DIST Z2 RCA** setting. The reach impedance is entered in secondary ohms.
- **GND DIST Z2 RCA:** The characteristic angle (similar to the “maximum torque angle” in previous technologies) of the ground distance characteristic is specified by this setting. It is set as an angle of reach impedance as shown in the Mho and Quad Distance Characteristic figures. This setting is independent from the **GND DIST Z2 DIR RCA** setting (the characteristic angle of an extra directional supervising function).

NOTE

The relay internally performs zero-sequence compensation for the protected circuit based on the values entered for **GND DIST Z1 Z0/Z1 MAG** and **GND DIST Z1 Z0/Z1 ANG**, and if configured to do so, zero-sequence compensation for mutual coupling based on the values entered for **GND DIST Z1 Z0M/Z1 MAG** and **GND DIST Z1 Z0M/Z1 ANG** (see Chapter 8: Theory of Operation for details). The **GND DIST Z1 REACH** and **GND DIST Z1 RCA** should, therefore, be entered in terms of positive sequence quantities.

- **GND DIST Z2 COMP LIMIT:** This setting shapes the operating characteristic. In particular, it enables a lens-shaped characteristic of the mho function and a tent-shaped characteristic of the quad function reactance boundary. If the mho shape is selected, the same limit angle applies to mho and supervising reactance comparators. In conjunction with the mho shape selection, this setting improves loadability of the protected line. In conjunction with the quad characteristic, this setting improves security for faults close to the reach point by adjusting the reactance boundary into a tent-shape.
- **GND DIST Z2 DIR RCA:** Selects the characteristic angle (or 'maximum torque angle') of the directional supervising function. If the mho shape is applied, the directional function is an extra supervising function, as the dynamic mho characteristic itself is a directional one. In conjunction with the quad shape selection, this setting defines the only directional function built into the ground distance element. The directional function uses memory voltage for polarization.
- **GND DIST Z2 DIR COMP LIMIT:** This setting selects the comparator limit angle for the directional supervising function.
- **GND DIST Z2 QUAD RGT BLD:** This setting defines the right blinder position of the quad characteristic along the resistive axis of the impedance plane (see the Quad Distance Characteristic figure). The angular position of the blinder is adjustable with the use of the **GND DIST Z2 QUAD RGT BLD RCA** setting. This setting applies only to the quad characteristic and should be set with consideration to the maximum load current and required resistive coverage.
- **GND DIST Z2 QUAD RGT BLD RCA:** This setting defines the angular position of the right blinder of the quad characteristic (see the Quad Distance Characteristic figure). This setting applies only to the quad characteristic.
- **GND DIST Z2 QUAD LFT BLD:** This setting defines the left blinder position of the quad characteristic along the resistive axis of the impedance plane (see the Quad Distance Characteristic figure). The angular position of the blinder is adjustable with the use of the **GND DIST Z2 QUAD LFT BLD RCA** setting. This setting applies only to the quad characteristic and should be set with consideration to the maximum load current.
- **GND DIST Z2 QUAD LFT BLD RCA:** This setting defines the angular position of the left blinder of the quad characteristic (see the Quad Distance Characteristic figure). This setting applies only to the quad characteristic.
- **GND DIST Z2 SUPV:** The ground distance elements are supervised by the magnitude of the neutral (3I_0) current. The current supervision pickup should be set above the maximum unbalance current under maximum load conditions preventing maloperation due to VT fuse failure.
- **GND DIST Z2 VOLT LEVEL:** This setting is relevant for applications on series-compensated lines, or in general, if series capacitors are located between the relaying point and a point for which the zone shall not overreach. For plain (non-compensated) lines, this setting shall be set to zero. Otherwise, the setting is entered in per unit of the VT bank configured under the **DISTANCE SOURCE**. See Chapter 8 for more details, and Chapter 9 for information on how to calculate this setting for applications on series compensated lines.
- **GND DIST Z2 DELAY:** This setting enables the user to delay operation of the distance elements and implement a stepped distance backup protection. The distance element timer applies a short drop out delay to cope with faults located close to the boundary of the zone when small oscillations in the voltages and/or currents could inadvertently reset the timer.
- **GND DIST Z2 BLK:** This setting enables the user to select a FlexLogic™ operand to block the given distance element. VT fuse fail detection is one of the applications for this setting.



Figure 5–44: GROUND DISTANCE Z2 OP SCHEME

GROUND DIRECTIONAL SUPERVISION:

A dual (zero- and negative-sequence) memory-polarized directional supervision applied to the ground distance protection elements has been shown to give good directional integrity. However, a reverse double-line-to-ground fault can lead to a maloperation of the ground element in a sound phase if the zone reach setting is increased to cover high resistance faults.

Ground distance Zone 2 uses an additional ground directional supervision to enhance directional integrity. The element's directional characteristic angle is used as a "maximum torque angle" together with a 90° limit angle.

The supervision is biased toward operation in order to avoid compromising the sensitivity of ground distance elements at low signal levels. Otherwise, the reverse fault condition that generates concern will have high polarizing levels so that a correct reverse fault decision can be reliably made.



Figure 5–45: GROUND DIRECTIONAL SUPERVISION SCHEME LOGIC – Z2



Figure 5–46: GROUND DISTANCE Z2 SCHEME LOGIC

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ POWER SWING DETECT





The Power Swing Detect element provides both power swing blocking and out-of-step tripping functions. The element measures the positive-sequence apparent impedance and traces its locus with respect to either two or three user-selectable operating characteristic boundaries. Upon detecting appropriate timing relations, the blocking and/or tripping indication is given through FlexLogic™ operands. The element incorporates an adaptive disturbance detector. This function does not trigger on power swings, but is capable of detecting faster disturbances – faults in particular – that may occur during power swings. Operation of this dedicated disturbance detector is signaled via the POWER SWING 50DD operand.

The Power Swing Detect element asserts two outputs intended for blocking selected protection elements on power swings: POWER SWING BLOCK is a traditional signal that is safely asserted for the entire duration of the power swing, and POWER SWING UN/BLOCK is established in the same way, but resets when an extra disturbance is detected during the power swing. The POWER SWING UN/BLOCK operand may be used for blocking selected protection elements if the intent is to respond to faults during power swing conditions.

Different protection elements respond differently to power swings. If tripping is required for faults during power swing conditions, some elements may be blocked permanently (using the POWER SWING BLOCK operand), and others may be blocked and dynamically unblocked upon fault detection (using the POWER SWING UN/BLOCK operand).

The operating characteristic and logic figures should be viewed along with the following discussion to develop an understanding of the operation of the element.

The Power Swing Detect element operates in three-step or two-step mode:

- **Three-step operation:** The power swing blocking sequence essentially times the passage of the locus of the positive-sequence impedance between the outer and the middle characteristic boundaries. If the locus enters the outer characteristic (indicated by the POWER SWING OUTER FlexLogic™ operand) but stays outside the middle characteristic (indicated by the POWER SWING MIDDLE FlexLogic™ operand) for an interval longer than **POWER SWING PICKUP DELAY 1**, the power swing blocking signal (POWER SWING BLOCK FlexLogic™ operand) is established and sealed-in. The blocking signal resets when the locus leaves the outer characteristic, but not sooner than the **POWER SWING RESET DELAY 1** time.
- **Two-step operation:** If the 2-step mode is selected, the sequence is identical, but it is the outer and inner characteristics that are used to time the power swing locus.

The Out-of-Step Tripping feature operates as follows for three-step and two-step Power Swing Detection modes:

- **Three-step operation:** The out-of-step trip sequence identifies unstable power swings by determining if the impedance locus spends a finite time between the outer and middle characteristics and then a finite time between the middle and inner characteristics. The first step is similar to the power swing blocking sequence. After timer **POWER SWING PICKUP DELAY 1** times out, Latch 1 is set as long as the impedance stays within the outer characteristic.

  If afterwards, at any time (given the impedance stays within the outer characteristic), the locus enters the middle characteristic but stays outside the inner characteristic for a period of time defined as **POWER SWING PICKUP DELAY 2**, Latch 2 is set as long as the impedance stays inside the outer characteristic. If afterwards, at any time (given the impedance stays within the outer characteristic), the locus enters the inner characteristic and stays there for a period of time defined as **POWER SWING PICKUP DELAY 3**, Latch 2 is set as long as the impedance stays inside the outer characteristic; the element is now ready to trip.

  If the "Early" trip mode is selected, the POWER SWING TRIP operand is set immediately and sealed-in for the interval set by the **POWER SWING SEAL-IN DELAY**. If the "Delayed" trip mode is selected, the element waits until the impedance locus leaves the inner characteristic, then times out the **POWER SWING PICKUP DELAY 2** and sets Latch 4; the element is now ready to trip. The trip operand is set later, when the impedance locus leaves the outer characteristic.

- **Two-step operation:** The 2-step mode of operation is similar to the 3-step mode with two exceptions. First, the initial stage monitors the time spent by the impedance locus between the outer and inner characteristics. Second, the stage involving the **POWER SWING PICKUP DELAY 2** timer is bypassed. It is up to the user to integrate the blocking (POWER SWING BLOCK) and tripping (POWER SWING TRIP) FlexLogic™ operands with other protection functions and output contacts in order to make this element fully operational.

The element can be set to use either lens (mho) or rectangular (quad) characteristics as illustrated below. When set to “Mho”, the element applies the right and left blinders as well. If the blinders are not required, their settings should be set high enough to effectively disable the blinders.



Figure 5–47: POWER SWING DETECT MHO OPERATING CHARACTERISTICS



Figure 5–48: EFFECTS OF BLINDERS ON THE MHO CHARACTERISTICS



Figure 5–49: POWER SWING DETECT QUAD OPERATING CHARACTERISTICS

The FlexLogic™ output operands for the Power Swing Detect element are described below:

- The POWER SWING OUTER, POWER SWING MIDDLE, POWER SWING INNER, POWER SWING TMR2 PKP, POWER SWING TMR3 PKP, and POWER SWING TMR4 PKP FlexLogic™ operands are auxiliary operands that could be used to facilitate testing and special applications.
- The POWER SWING BLOCK FlexLogic™ operand shall be used to block selected protection elements such as distance functions.

- The POWER SWING UN/BLOCK FlexLogic™ operand shall be used to block those protection elements that are intended to be blocked under power swings, but subsequently unblocked should a fault occur after the power swing blocking condition has been established.
- The POWER SWING 50DD FlexLogic™ operand indicates that an adaptive disturbance detector integrated with the element has picked up. This operand will trigger on faults occurring during power swing conditions. This includes both three-phase and single-pole-open conditions.
- The POWER SWING INCOMING FlexLogic™ operand indicates an unstable power swing with an incoming locus (the locus enters the inner characteristic).
- The POWER SWING OUTGOING FlexLogic™ operand indicates an unstable power swing with an outgoing locus (the locus leaving the outer characteristic). This operand can be used to count unstable swings and take certain action only after pre-defined number of unstable power swings.
- The POWER SWING TRIP FlexLogic™ operand is a trip command.

The settings for the Power Swing Detect element are described below:

- **POWER SWING FUNCTION:** This setting enables/disables the entire Power Swing Detection element. The setting applies to both power swing blocking and out-of-step tripping functions.
- **POWER SWING SOURCE:** The source setting identifies the Signal Source for both blocking and tripping functions.
- **POWER SWING SHAPE**: This setting selects the shapes (either “Mho” or “Quad”) of the outer, middle and, inner characteristics of the power swing detect element. The operating principle is not affected. The “Mho” characteristics use the left and right blinders.
- **POWER SWING MODE:** This setting selects between the 2-step and 3-step operating modes and applies to both power swing blocking and out-of-step tripping functions. The 3-step mode applies if there is enough space between the maximum load impedances and distance characteristics of the relay that all three (outer, middle, and inner) characteristics can be placed between the load and the distance characteristics. Whether the spans between the outer and middle as well as the middle and inner characteristics are sufficient should be determined by analysis of the fastest power swings expected in correlation with settings of the power swing timers.

  The 2-step mode uses only the outer and inner characteristics for both blocking and tripping functions. This leaves more space in heavily loaded systems to place two power swing characteristics between the distance characteristics and the maximum load, but allows for only one determination of the impedance trajectory.
- **POWER SWING SUPV:** A common overcurrent pickup level supervises all three power swing characteristics. The supervision responds to the positive sequence current.
- **POWER SWING FWD REACH:** This setting specifies the forward reach of all three mho characteristics and the inner quad characteristic. For a simple system consisting of a line and two equivalent sources, this reach should be higher than the sum of the line and remote source positive-sequence impedances. Detailed transient stability studies may be needed for complex systems in order to determine this setting. The angle of this reach impedance is specified by the **POWER SWING FWD RCA** setting.
- **POWER SWING QUAD FWD REACH MID**: This setting specifies the forward reach of the middle quad characteristic. The angle of this reach impedance is specified by the **POWER SWING FWD RCA** setting. The setting is not used if the shape setting is “Mho”.
- **POWER SWING QUAD FWD REACH OUT**: This setting specifies the forward reach of the outer quad characteristic. The angle of this reach impedance is specified by the **POWER SWING FWD RCA** setting. The setting is not used if the shape setting is “Mho”.
- **POWER SWING FWD RCA:** This setting specifies the angle of the forward reach impedance for the mho characteristics, angles of all the blinders, and both forward and reverse reach impedances of the quad characteristics.
- **POWER SWING REV REACH:** This setting specifies the reverse reach of all three mho characteristics and the inner quad characteristic. For a simple system of a line and two equivalent sources, this reach should be higher than the positive-sequence impedance of the local source. Detailed transient stability studies may be needed for complex systems to determine this setting. The angle of this reach impedance is specified by the **POWER SWING REV RCA** setting for “Mho”, and the **POWER SWING FWD RCA** setting for “Quad”.
- **POWER SWING QUAD REV REACH MID**: This setting specifies the reverse reach of the middle quad characteristic. The angle of this reach impedance is specified by the **POWER SWING FWD RCA** setting. The setting is not used if the shape setting is “Mho”.

- **POWER SWING QUAD REV REACH OUT**: This setting specifies the reverse reach of the outer quad characteristic. The angle of this reach impedance is specified by the **POWER SWING FWD RCA** setting. The setting is not used if the shape setting is “Mho”.
- **POWER SWING REV RCA:** This setting specifies the angle of the reverse reach impedance for the mho characteristics. This setting applies to mho shapes only.
- **POWER SWING OUTER LIMIT ANGLE:** This setting defines the outer power swing characteristic. The convention depicted in the Power Swing Detect Characteristic diagram should be observed: values greater than 90° result in an ‘apple’ shaped characteristic; values less than 90° result in a lens shaped characteristic. This angle must be selected in consideration of the maximum expected load. If the maximum load angle is known, the outer limit angle should be coordinated with a 20° security margin. Detailed studies may be needed for complex systems to determine this setting. This setting applies to mho shapes only.
- **POWER SWING MIDDLE LIMIT ANGLE:** This setting defines the middle power swing detect characteristic. It is relevant only for the 3-step mode. A typical value would be close to the average of the outer and inner limit angles. This setting applies to mho shapes only.
- **POWER SWING INNER LIMIT ANGLE:** This setting defines the inner power swing detect characteristic. The inner characteristic is used by the out-of-step tripping function: beyond the inner characteristic out-of-step trip action is definite (the actual trip may be delayed as per the **TRIP MODE** setting). Therefore, this angle must be selected in consideration to the power swing angle beyond which the system becomes unstable and cannot recover.

  The inner characteristic is also used by the power swing blocking function in the 2-step mode. In this case, set this angle large enough so that the characteristics of the distance elements are safely enclosed by the inner characteristic. This setting applies to mho shapes only.
- **POWER SWING OUTER**, **MIDDLE**, and **INNER RGT BLD**: These settings specify the resistive reach of the right blinder. The blinder applies to both “Mho” and “Quad” characteristics. Set these value high if no blinder is required for the “Mho” characteristic.
- **POWER SWING OUTER**, **MIDDLE**, and **INNER LFT BLD**: These settings specify the resistive reach of the left blinder. Enter a positive value; the relay automatically uses a negative value. The blinder applies to both “Mho” and “Quad” characteristics. Set this value high if no blinder is required for the “Mho” characteristic.
- **POWER SWING PICKUP DELAY 1:** All the coordinating timers are related to each other and should be set to detect the fastest expected power swing and produce out-of-step tripping in a secure manner. The timers should be set in consideration to the power swing detect characteristics, mode of power swing detect operation and mode of out-of-step tripping. This timer defines the interval that the impedance locus must spend between the outer and inner characteristics (2-step operating mode), or between the outer and middle characteristics (3-step operating mode) before the power swing blocking signal is established. This time delay must be set shorter than the time required for the impedance locus to travel between the two selected characteristics during the fastest expected power swing. This setting is relevant for both power swing blocking and out-of-step tripping.
- **POWER SWING RESET DELAY 1:** This setting defines the dropout delay for the power swing blocking signal. Detection of a condition requiring a Block output sets Latch 1 after **PICKUP DELAY 1** time. When the impedance locus leaves the outer characteristic, timer **POWER SWING RESET DELAY 1** is started. When the timer times-out the latch is reset. This setting should be selected to give extra security for the power swing blocking action.
- **POWER SWING PICKUP DELAY 2:** Controls the out-of-step tripping function in the 3-step mode only. This timer defines the interval the impedance locus must spend between the middle and inner characteristics before the second step of the out-of-step tripping sequence is completed. This time delay must be set shorter than the time required for the impedance locus to travel between the two characteristics during the fastest expected power swing.
- **POWER SWING PICKUP DELAY 3:** Controls the out-of-step tripping function only. It defines the interval the impedance locus must spend within the inner characteristic before the last step of the out-of-step tripping sequence is completed and the element is armed to trip. The actual moment of tripping is controlled by the **TRIP MODE** setting. This time delay is provided for extra security before the out-of-step trip action is executed.
- **POWER SWING PICKUP DELAY 4:** Controls the out-of-step tripping function in “Delayed” trip mode only. This timer defines the interval the impedance locus must spend outside the inner characteristic but within the outer characteristic before the element is armed for the delayed trip. The delayed trip occurs when the impedance leaves the outer characteristic. This time delay is provided for extra security and should be set considering the fastest expected power swing.

- **POWER SWING SEAL-IN DELAY:** The out-of-step trip FlexLogic™ operand (POWER SWING TRIP) is sealed-in for the specified period of time. The sealing-in is crucial in the delayed trip mode, as the original trip signal is a very short pulse occurring when the impedance locus leaves the outer characteristic after the out-of-step sequence is completed.
- **POWER SWING TRIP MODE:** Selection of the "Early" trip mode results in an instantaneous trip after the last step in the out-of-step tripping sequence is completed. The Early trip mode will stress the circuit breakers as the currents at that moment are high (the electromotive forces of the two equivalent systems are approximately 180° apart). Selection of the "Delayed" trip mode results in a trip at the moment when the impedance locus leaves the outer characteristic. Delayed trip mode will relax the operating conditions for the breakers as the currents at that moment are low. The selection should be made considering the capability of the breakers in the system.
- **POWER SWING BLK:** This setting specifies the FlexLogic™ operand used for blocking the out-of-step function only. The power swing blocking function is operational all the time as long as the element is enabled. The blocking signal resets the output POWER SWING TRIP operand but does not stop the out-of-step tripping sequence.



Figure 5–50: POWER SWING DETECT SCHEME LOGIC (1 of 3)



Figure 5–51: POWER SWING DETECT SCHEME LOGIC (2 of 3)



Figure 5–52: POWER SWING DETECT SCHEME LOGIC (3 of 3)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ LOAD ENCROACHMENT

■ LOAD ENCROACHMENT ■		LOAD ENCROACHMENT FUNCTION: Disabled	Range: Disabled, Enabled
	MESSAGE	LOAD ENCROACHMENT SOURCE: SRC 1	Range: SRC 1, SRC 2
	MESSAGE	LOAD ENCROACHMENT MIN VOLT: 0.250 pu	Range: 0.000 to 3.000 pu in steps of 0.001
	MESSAGE	LOAD ENCROACHMENT REACH: 1.00 Ω	Range: 0.02 to 250.00 ohms in steps of 0.01
	MESSAGE	LOAD ENCROACHMENT ANGLE: 30°	Range: 5 to 50° in steps of 1
	MESSAGE	LOAD ENCROACHMENT PKP DELAY: 0.000 s	Range: 0.000 to 65.535 s in steps of 0.001
	MESSAGE	LOAD ENCROACHMENT RST DELAY: 0.000 s	Range: 0.000 to 65.535 s in steps of 0.001
	MESSAGE	LOAD ENCRMNT BLK: Off	Range: Flexlogic™ operand
	MESSAGE	LOAD ENCROACHMENT TARGET: Self-reset	Range: Self-reset, Latched, Disabled
	MESSAGE	LOAD ENCROACHMENT EVENTS: Disabled	Range: Disabled, Enabled

The Load Encroachment element responds to the positive-sequence voltage and current and applies a characteristic shown in the figure below.



Figure 5–53: LOAD ENCROACHMENT CHARACTERISTIC

The element operates if the positive-sequence voltage is above a settable level and asserts its output signal that can be used to block selected protection elements such as distance or phase overcurrent. The following figure shows an effect of the Load Encroachment characteristics used to block the Quad distance element.



Figure 5–54: LOAD ENCROACHMENT APPLIED TO DISTANCE ELEMENT

- **LOAD ENCROACHMENT MIN VOLT:** This setting specifies the minimum positive-sequence voltage required for operation of the element. If the voltage is below this threshold a blocking signal will not be asserted by the element. When selecting this setting one must remember that the L90 measures the phase-to-ground sequence voltages regardless of the VT connection.

  The nominal VT secondary voltage as specified under **PATH: SYSTEM SETUP ⇨⇩ AC INPUTS ⇨ VOLTAGE BANK X5 ⇨⇩ PHASE VT SECONDARY** is the p.u. base for this setting.

- **LOAD ENCROACHMENT REACH:** This setting specifies the resistive reach of the element as shown in the Load Encroachment Characteristic diagram. This setting should be entered in secondary ohms and be calculated as the positive-sequence resistance seen by the relay under maximum load conditions and unity power factor.

- **LOAD ENCROACHMENT ANGLE:** This setting specifies the size of the blocking region as shown on the Load Encroachment Characteristic diagram and applies to the positive sequence impedance.



Figure 5–55: LOAD ENCROACHMENT SCHEME LOGIC

a) MAIN MENU

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨⇩ SETTING GROUP 1(6) ⇨ PHASE CURRENT



b) INVERSE TOC CURVE CHARACTERISTICS

The inverse time overcurrent curves used by the TOC (time overcurrent) Current Elements are the IEEE, IEC, GE Type IAC, and I^2t standard curve shapes. This allows for simplified coordination with downstream devices. If however, none of these curve shapes is adequate, FlexCurves™ may be used to customize the inverse time curve characteristics. The Definite Time curve is also an option that may be appropriate if only simple protection is required.

5

Table 5–9: OVERCURRENT CURVE TYPES

IEEE	IEC	GE TYPE IAC	OTHER
IEEE Extremely Inv.	IEC Curve A (BS142)	IAC Extremely Inv.	I^2t
IEEE Very Inverse	IEC Curve B (BS142)	IAC Very Inverse	FlexCurves™ A, B, C, and D
IEEE Moderately Inv.	IEC Curve C (BS142)	IAC Inverse	Recloser Curves
	IEC Short Inverse	IAC Short Inverse	Definite Time

A time dial multiplier setting allows selection of a multiple of the base curve shape (where the time dial multiplier = 1) with the curve shape (**CURVE**) setting. Unlike the electromechanical time dial equivalent, operate times are directly proportional to the time multiplier (**TD MULTIPLIER**) setting value. For example, all times for a multiplier of 10 are 10 times the multiplier 1 or base curve values. Setting the multiplier to zero results in an instantaneous response to all current levels above pickup.

Time overcurrent time calculations are made with an internal “energy capacity” memory variable. When this variable indicates that the energy capacity has reached 100%, a time overcurrent element will operate. If less than 100% energy capacity is accumulated in this variable and the current falls below the dropout threshold of 97 to 98% of the pickup value, the variable must be reduced. Two methods of this resetting operation are available: “Instantaneous” and “Timed”. The Instantaneous selection is intended for applications with other relays, such as most static relays, which set the energy capacity directly to zero when the current falls below the reset threshold. The Timed selection can be used where the relay must coordinate with electromechanical relays.

IEEE CURVES:

The IEEE time overcurrent curve shapes conform to industry standards and the IEEE C37.112-1996 curve classifications for extremely, very, and moderately inverse. The IEEE curves are derived from the formulae:

$$T = TDM \times \left[\frac{A}{\left(\frac{I}{I_{pickup}} \right)^{p} - 1} + B \right], \quad T_{RESET} = TDM \times \left[\frac{t_r}{1 - \left(\frac{I}{I_{pickup}} \right)^{2}} \right] \qquad \textbf{(EQ 5.10)}$$

where: T = operate time (in seconds), TDM = Multiplier setting, I = input current, I_{pickup} = Pickup Current setting A, B, p = constants, T_{RESET} = reset time in seconds (assuming energy capacity is 100% and **RESET** is "Timed"), t_r = characteristic constant

Table 5–10: IEEE INVERSE TIME CURVE CONSTANTS

IEEE CURVE SHAPE	A	B	P	T_R
IEEE Extremely Inverse	28.2	0.1217	2.0000	29.1
IEEE Very Inverse	19.61	0.491	2.0000	21.6
IEEE Moderately Inverse	0.0515	0.1140	0.02000	4.85

Table 5–11: IEEE CURVE TRIP TIMES (IN SECONDS)

MULTIPLIER (TDM)	CURRENT (I / I_{pickup})									
	1.5	2.0	3.0	4.0	5.0	6.0	7.0	8.0	9.0	10.0
IEEE EXTREMELY INVERSE										
0.5	11.341	4.761	1.823	1.001	0.648	0.464	0.355	0.285	0.237	0.203
1.0	22.682	9.522	3.647	2.002	1.297	0.927	0.709	0.569	0.474	0.407
2.0	45.363	19.043	7.293	4.003	2.593	1.855	1.418	1.139	0.948	0.813
4.0	90.727	38.087	14.587	8.007	5.187	3.710	2.837	2.277	1.897	1.626
6.0	136.090	57.130	21.880	12.010	7.780	5.564	4.255	3.416	2.845	2.439
8.0	181.454	76.174	29.174	16.014	10.374	7.419	5.674	4.555	3.794	3.252
10.0	226.817	95.217	36.467	20.017	12.967	9.274	7.092	5.693	4.742	4.065
IEEE VERY INVERSE										
0.5	8.090	3.514	1.471	0.899	0.654	0.526	0.450	0.401	0.368	0.345
1.0	16.179	7.028	2.942	1.798	1.308	1.051	0.900	0.802	0.736	0.689
2.0	32.358	14.055	5.885	3.597	2.616	2.103	1.799	1.605	1.472	1.378
4.0	64.716	28.111	11.769	7.193	5.232	4.205	3.598	3.209	2.945	2.756
6.0	97.074	42.166	17.654	10.790	7.849	6.308	5.397	4.814	4.417	4.134
8.0	129.432	56.221	23.538	14.387	10.465	8.410	7.196	6.418	5.889	5.513
10.0	161.790	70.277	29.423	17.983	13.081	10.513	8.995	8.023	7.361	6.891
IEEE MODERATELY INVERSE										
0.5	3.220	1.902	1.216	0.973	0.844	0.763	0.706	0.663	0.630	0.603
1.0	6.439	3.803	2.432	1.946	1.688	1.526	1.412	1.327	1.260	1.207
2.0	12.878	7.606	4.864	3.892	3.377	3.051	2.823	2.653	2.521	2.414
4.0	25.756	15.213	9.729	7.783	6.753	6.102	5.647	5.307	5.041	4.827
6.0	38.634	22.819	14.593	11.675	10.130	9.153	8.470	7.960	7.562	7.241
8.0	51.512	30.426	19.458	15.567	13.507	12.204	11.294	10.614	10.083	9.654
10.0	64.390	38.032	24.322	19.458	16.883	15.255	14.117	13.267	12.604	12.068

IEC CURVES

For European applications, the relay offers three standard curves defined in IEC 255-4 and British standard BS142. These are defined as IEC Curve A, IEC Curve B, and IEC Curve C. The formulae for these curves are:

$$T = TDM \times \left[\frac{K}{(I/I_{pickup})^{E} - 1} \right], \quad T_{RESET} = TDM \times \left[\frac{t_r}{1 - (I/I_{pickup})^{2}} \right] \qquad \textbf{(EQ 5.11)}$$

where: T = operate time (in seconds), TDM = Multiplier setting, I = input current, I_{pickup} = Pickup Current setting, K, E = constants, t_r = characteristic constant, and T_{RESET} = reset time in seconds (assuming energy capacity is 100% and **RESET** is "Timed")

Table 5–12: IEC (BS) INVERSE TIME CURVE CONSTANTS

IEC (BS) CURVE SHAPE	K	E	T_R
IEC Curve A (BS142)	0.140	0.020	9.7
IEC Curve B (BS142)	13.500	1.000	43.2
IEC Curve C (BS142)	80.000	2.000	58.2
IEC Short Inverse	0.050	0.040	0.500

Table 5–13: IEC CURVE TRIP TIMES (IN SECONDS)

MULTIPLIER (TDM)	CURRENT (I / I_{pickup})									
	1.5	2.0	3.0	4.0	5.0	6.0	7.0	8.0	9.0	10.0
IEC CURVE A										
0.05	0.860	0.501	0.315	0.249	0.214	0.192	0.176	0.165	0.156	0.149
0.10	1.719	1.003	0.630	0.498	0.428	0.384	0.353	0.330	0.312	0.297
0.20	3.439	2.006	1.260	0.996	0.856	0.767	0.706	0.659	0.623	0.594
0.40	6.878	4.012	2.521	1.992	1.712	1.535	1.411	1.319	1.247	1.188
0.60	10.317	6.017	3.781	2.988	2.568	2.302	2.117	1.978	1.870	1.782
0.80	13.755	8.023	5.042	3.984	3.424	3.070	2.822	2.637	2.493	2.376
1.00	17.194	10.029	6.302	4.980	4.280	3.837	3.528	3.297	3.116	2.971
IEC CURVE B										
0.05	1.350	0.675	0.338	0.225	0.169	0.135	0.113	0.096	0.084	0.075
0.10	2.700	1.350	0.675	0.450	0.338	0.270	0.225	0.193	0.169	0.150
0.20	5.400	2.700	1.350	0.900	0.675	0.540	0.450	0.386	0.338	0.300
0.40	10.800	5.400	2.700	1.800	1.350	1.080	0.900	0.771	0.675	0.600
0.60	16.200	8.100	4.050	2.700	2.025	1.620	1.350	1.157	1.013	0.900
0.80	21.600	10.800	5.400	3.600	2.700	2.160	1.800	1.543	1.350	1.200
1.00	27.000	13.500	6.750	4.500	3.375	2.700	2.250	1.929	1.688	1.500
IEC CURVE C										
0.05	3.200	1.333	0.500	0.267	0.167	0.114	0.083	0.063	0.050	0.040
0.10	6.400	2.667	1.000	0.533	0.333	0.229	0.167	0.127	0.100	0.081
0.20	12.800	5.333	2.000	1.067	0.667	0.457	0.333	0.254	0.200	0.162
0.40	25.600	10.667	4.000	2.133	1.333	0.914	0.667	0.508	0.400	0.323
0.60	38.400	16.000	6.000	3.200	2.000	1.371	1.000	0.762	0.600	0.485
0.80	51.200	21.333	8.000	4.267	2.667	1.829	1.333	1.016	0.800	0.646
1.00	64.000	26.667	10.000	5.333	3.333	2.286	1.667	1.270	1.000	0.808
IEC SHORT TIME										
0.05	0.153	0.089	0.056	0.044	0.038	0.034	0.031	0.029	0.027	0.026
0.10	0.306	0.178	0.111	0.088	0.075	0.067	0.062	0.058	0.054	0.052
0.20	0.612	0.356	0.223	0.175	0.150	0.135	0.124	0.115	0.109	0.104
0.40	1.223	0.711	0.445	0.351	0.301	0.269	0.247	0.231	0.218	0.207
0.60	1.835	1.067	0.668	0.526	0.451	0.404	0.371	0.346	0.327	0.311
0.80	2.446	1.423	0.890	0.702	0.602	0.538	0.494	0.461	0.435	0.415
1.00	3.058	1.778	1.113	0.877	0.752	0.673	0.618	0.576	0.544	0.518

IAC CURVES:

The curves for the General Electric type IAC relay family are derived from the formulae:

$$T = \text{TDM} \times \left(A + \frac{B}{(I/I_{pkp}) - C} + \frac{D}{((I/I_{pkp}) - C)^2} + \frac{E}{((I/I_{pkp}) - C)^3} \right), \; T_{RESET} = TDM \times \left[\frac{t_r}{1 - (I/I_{pkp})^2} \right] \quad \textbf{(EQ 5.12)}$$

where: T = operate time (in seconds), TDM = Multiplier setting, I = Input current, I_{pkp} = Pickup Current setting, A *to* E = constants, t_r = characteristic constant, and T_{RESET} = reset time in seconds (assuming energy capacity is 100% and **RESET** is "Timed")

Table 5–14: GE TYPE IAC INVERSE TIME CURVE CONSTANTS

IAC CURVE SHAPE	A	B	C	D	E	T_R
IAC Extreme Inverse	0.0040	0.6379	0.6200	1.7872	0.2461	6.008
IAC Very Inverse	0.0900	0.7955	0.1000	–1.2885	7.9586	4.678
IAC Inverse	0.2078	0.8630	0.8000	–0.4180	0.1947	0.990
IAC Short Inverse	0.0428	0.0609	0.6200	–0.0010	0.0221	0.222

Table 5–15: IAC CURVE TRIP TIMES

MULTIPLIER (TDM)	CURRENT (I / I_{pickup})									
	1.5	2.0	3.0	4.0	5.0	6.0	7.0	8.0	9.0	10.0
IAC EXTREMELY INVERSE										
0.5	1.699	0.749	0.303	0.178	0.123	0.093	0.074	0.062	0.053	0.046
1.0	3.398	1.498	0.606	0.356	0.246	0.186	0.149	0.124	0.106	0.093
2.0	6.796	2.997	1.212	0.711	0.491	0.372	0.298	0.248	0.212	0.185
4.0	13.591	5.993	2.423	1.422	0.983	0.744	0.595	0.495	0.424	0.370
6.0	20.387	8.990	3.635	2.133	1.474	1.115	0.893	0.743	0.636	0.556
8.0	27.183	11.987	4.846	2.844	1.966	1.487	1.191	0.991	0.848	0.741
10.0	33.979	14.983	6.058	3.555	2.457	1.859	1.488	1.239	1.060	0.926
IAC VERY INVERSE										
0.5	1.451	0.656	0.269	0.172	0.133	0.113	0.101	0.093	0.087	0.083
1.0	2.901	1.312	0.537	0.343	0.266	0.227	0.202	0.186	0.174	0.165
2.0	5.802	2.624	1.075	0.687	0.533	0.453	0.405	0.372	0.349	0.331
4.0	11.605	5.248	2.150	1.374	1.065	0.906	0.810	0.745	0.698	0.662
6.0	17.407	7.872	3.225	2.061	1.598	1.359	1.215	1.117	1.046	0.992
8.0	23.209	10.497	4.299	2.747	2.131	1.813	1.620	1.490	1.395	1.323
10.0	29.012	13.121	5.374	3.434	2.663	2.266	2.025	1.862	1.744	1.654
IAC INVERSE										
0.5	0.578	0.375	0.266	0.221	0.196	0.180	0.168	0.160	0.154	0.148
1.0	1.155	0.749	0.532	0.443	0.392	0.360	0.337	0.320	0.307	0.297
2.0	2.310	1.499	1.064	0.885	0.784	0.719	0.674	0.640	0.614	0.594
4.0	4.621	2.997	2.128	1.770	1.569	1.439	1.348	1.280	1.229	1.188
6.0	6.931	4.496	3.192	2.656	2.353	2.158	2.022	1.921	1.843	1.781
8.0	9.242	5.995	4.256	3.541	3.138	2.878	2.695	2.561	2.457	2.375
10.0	11.552	7.494	5.320	4.426	3.922	3.597	3.369	3.201	3.072	2.969
IAC SHORT INVERSE										
0.5	0.072	0.047	0.035	0.031	0.028	0.027	0.026	0.026	0.025	0.025
1.0	0.143	0.095	0.070	0.061	0.057	0.054	0.052	0.051	0.050	0.049
2.0	0.286	0.190	0.140	0.123	0.114	0.108	0.105	0.102	0.100	0.099
4.0	0.573	0.379	0.279	0.245	0.228	0.217	0.210	0.204	0.200	0.197
6.0	0.859	0.569	0.419	0.368	0.341	0.325	0.314	0.307	0.301	0.296
8.0	1.145	0.759	0.559	0.490	0.455	0.434	0.419	0.409	0.401	0.394
10.0	1.431	0.948	0.699	0.613	0.569	0.542	0.524	0.511	0.501	0.493

I2t CURVES:

The curves for the I^2t are derived from the formulae:

$$T = \text{TDM} \times \left[\frac{100}{\left(\frac{I}{I_{pickup}} \right)^2} \right], \quad T_{RESET} = \text{TDM} \times \left[\frac{100}{\left(\frac{I}{I_{pickup}} \right)^{-2}} \right] \qquad \textbf{(EQ 5.13)}$$

where: T = Operate Time (sec.); TDM = Multiplier Setting; I = Input Current; I_{pickup} = Pickup Current Setting; T_{RESET} = Reset Time in sec. (assuming energy capacity is 100% and RESET: Timed)

Table 5–16: I^2T CURVE TRIP TIMES

MULTIPLIER (TDM)	CURRENT (I / I_{pickup})									
	1.5	**2.0**	**3.0**	**4.0**	**5.0**	**6.0**	**7.0**	**8.0**	**9.0**	**10.0**
0.01	0.44	0.25	0.11	0.06	0.04	0.03	0.02	0.02	0.01	0.01
0.10	4.44	2.50	1.11	0.63	0.40	0.28	0.20	0.16	0.12	0.10
1.00	44.44	25.00	11.11	6.25	4.00	2.78	2.04	1.56	1.23	1.00
10.00	444.44	250.00	111.11	62.50	40.00	27.78	20.41	15.63	12.35	10.00
100.00	4444.4	2500.0	1111.1	625.00	400.00	277.78	204.08	156.25	123.46	100.00
600.00	26666.7	15000.0	6666.7	3750.0	2400.0	1666.7	1224.5	937.50	740.74	600.00

FLEXCURVES™:

The custom FlexCurves™ are described in detail in the FlexCurves™ section of this chapter. The curve shapes for the FlexCurves™ are derived from the formulae:

$$T = \text{TDM} \times \left[\text{FlexCurve Time at } \left(\frac{I}{I_{pickup}} \right) \right] \text{ when } \left(\frac{I}{I_{pickup}} \right) \geq 1.00 \qquad \textbf{(EQ 5.14)}$$

$$T_{RESET} = \text{TDM} \times \left[\text{FlexCurve Time at } \left(\frac{I}{I_{pickup}} \right) \right] \text{ when } \left(\frac{I}{I_{pickup}} \right) \leq 0.98 \qquad \textbf{(EQ 5.15)}$$

where: T = Operate Time (sec.), TDM = Multiplier setting
I = Input Current, I_{pickup} = Pickup Current setting
T_{RESET} = Reset Time in seconds (assuming energy capacity is 100% and RESET: Timed)

DEFINITE TIME CURVE:

The Definite Time curve shape operates as soon as the pickup level is exceeded for a specified period of time. The base definite time curve delay is in seconds. The curve multiplier of 0.00 to 600.00 makes this delay adjustable from instantaneous to 600.00 seconds in steps of 10 ms.

$$T = \text{TDM} \text{ in seconds, when } I > I_{pickup} \qquad \textbf{(EQ 5.16)}$$

$$T_{RESET} = \text{TDM} \text{ in seconds} \qquad \textbf{(EQ 5.17)}$$

where: T = Operate Time (sec.), TDM = Multiplier setting
I = Input Current, I_{pickup} = Pickup Current setting
T_{RESET} = Reset Time in seconds (assuming energy capacity is 100% and RESET: Timed)

RECLOSER CURVES:

The L90 uses the FlexCurve™ feature to facilitate programming of 41 recloser curves. Please refer to the FlexCurve™ section in this chapter for additional details.

c) PHASE TIME OVERCURRENT (ANSI 51P)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨ PHASE CURRENT ⇨ PHASE TOC1(2)



The phase time overcurrent element can provide a desired time-delay operating characteristic versus the applied current or be used as a simple Definite Time element. The phase current input quantities may be programmed as fundamental phasor magnitude or total waveform RMS magnitude as required by the application.

Two methods of resetting operation are available: “Timed” and “Instantaneous” (refer to the Inverse TOC Curves Characteristic sub-section earlier for details on curve setup, trip times and reset operation). When the element is blocked, the time accumulator will reset according to the reset characteristic. For example, if the element reset characteristic is set to “Instantaneous” and the element is blocked, the time accumulator will be cleared immediately.

The **PHASE TOC1 PICKUP** setting can be dynamically reduced by a voltage restraint feature (when enabled). This is accomplished via the multipliers (Mvr) corresponding to the phase-phase voltages of the voltage restraint characteristic curve (see the figure below); the pickup level is calculated as ‘Mvr’ times the **PHASE TOC1 PICKUP** setting. If the voltage restraint feature is disabled, the pickup level always remains at the setting value.



Figure 5–56: PHASE TOC VOLTAGE RESTRAINT CHARACTERISTIC



Figure 5–57: PHASE TOC1 SCHEME LOGIC

d) PHASE INSTANTANEOUS OVERCURRENT (ANSI 50P)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨ PHASE CURRENT ⇨ PHASE IOC 1(2)

■ PHASE IOC1 ■	PHASE IOC1 FUNCTION: Disabled	Range: Disabled, Enabled
MESSAGE	PHASE IOC1 SIGNAL SOURCE: SRC 1	Range: SRC 1, SRC 2
MESSAGE	PHASE IOC1 PICKUP: 1.000 pu	Range: 0.000 to 30.000 pu in steps of 0.001
MESSAGE	PHASE IOC1 PICKUP DELAY: 0.00 s	Range: 0.00 to 600.00 s in steps of 0.01
MESSAGE	PHASE IOC1 RESET DELAY: 0.00 s	Range: 0.00 to 600.00 s in steps of 0.01
MESSAGE	PHASE IOC1 BLOCK A: Off	Range: FlexLogic™ operand
MESSAGE	PHASE IOC1 BLOCK B: Off	Range: FlexLogic™ operand
MESSAGE	PHASE IOC1 BLOCK C: Off	Range: FlexLogic™ operand
MESSAGE	PHASE IOC1 TARGET: Self-reset	Range: Self-reset, Latched, Disabled
MESSAGE	PHASE IOC1 EVENTS: Disabled	Range: Disabled, Enabled

The phase instantaneous overcurrent element may be used as an instantaneous element with no intentional delay or as a Definite Time element. The input current is the fundamental phasor magnitude.



Figure 5–58: PHASE IOC1 SCHEME LOGIC

e) PHASE DIRECTIONAL OVERCURRENT (ANSI 67P)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨ PHASE CURRENT ⇨ PHASE DIRECTIONAL 1(2)

■ PHASE ■ DIRECTIONAL 1	PHASE DIR 1 FUNCTION: Disabled	*Range: Disabled, Enabled*
MESSAGE	PHASE DIR 1 SIGNAL SOURCE: SRC 1	*Range: SRC 1, SRC 2*
MESSAGE	PHASE DIR 1 BLOCK: Off	*Range: FlexLogic™ operand*
MESSAGE	PHASE DIR 1 ECA: 30	*Range: 0 to 359° in steps of 1*
MESSAGE	PHASE DIR POL V1 THRESHOLD: 0.700 pu	*Range: 0.000 to 3.000 pu in steps of 0.001*
MESSAGE	PHASE DIR 1 BLOCK WHEN V MEM EXP: No	*Range: No, Yes*
MESSAGE	PHASE DIR 1 TARGET: Self-reset	*Range: Self-reset, Latched, Disabled*
MESSAGE	PHASE DIR 1 EVENTS: Disabled	*Range: Disabled, Enabled*

The phase directional elements (one for each of phases A, B, and C) determine the phase current flow direction for steady state and fault conditions and can be used to control the operation of the phase overcurrent elements via the **BLOCK** inputs of these elements.



Phasors for Phase A Polarization:

VPol = VBC × (1/_ECA) = polarizing voltage
IA = operating current
ECA = Element Characteristic Angle at 30°

Figure 5–59: PHASE A DIRECTIONAL POLARIZATION

This element is intended to apply a block signal to an overcurrent element to prevent an operation when current is flowing in a particular direction. The direction of current flow is determined by measuring the phase angle between the current from the phase CTs and the line-line voltage from the VTs, based on the 90° or "quadrature" connection. If there is a requirement to supervise overcurrent elements for flows in opposite directions, such as can happen through a bus-tie breaker, two phase directional elements should be programmed with opposite ECA settings.

To increase security for three phase faults very close to the VTs used to measure the polarizing voltage, a 'voltage memory' feature is incorporated. This feature stores the polarizing voltage the moment before the voltage collapses, and uses it to determine direction. The voltage memory remains valid for one second after the voltage has collapsed.

The main component of the phase directional element is the phase angle comparator with two inputs: the operating signal (phase current) and the polarizing signal (the line voltage, shifted in the leading direction by the characteristic angle, ECA).

The following table shows the operating and polarizing signals used for phase directional control:

PHASE	OPERATING SIGNAL	POLARIZING SIGNAL V_{pol}	
		ABC PHASE SEQUENCE	ACB PHASE SEQUENCE
A	Angle of IA	Angle of VBC × (1∠ECA)	Angle of VCB × (1∠ECA)
B	Angle of IB	Angle of VCA × (1∠ECA)	Angle of VAC × 1∠ECA)
C	Angle of IC	Angle of VAB × (1∠ECA)	Angle of VBA × (1∠ECA)

MODE OF OPERATION:

- When the function is "Disabled", or the operating current is below 5% × CT Nominal, the element output is "0".
- When the function is "Enabled", the operating current is above 5% × CT Nominal, and the polarizing voltage is above the set threshold, the element output is dependent on the phase angle between the operating and polarizing signals:

  – The element output is logic "0" when the operating current is within polarizing voltage ±90°.
  – For all other angles, the element output is logic "1".

- Once the voltage memory has expired, the phase overcurrent elements under directional control can be set to block or trip on overcurrent as follows: when **BLOCK WHEN V MEM EXP** is set to "Yes", the directional element will block the operation of any phase overcurrent element under directional control when voltage memory expires. When set to "No", the directional element allows tripping of Phase OC elements under directional control when voltage memory expires.

In all cases, directional blocking will be permitted to resume when the polarizing voltage becomes greater than the "polarizing voltage threshold".

SETTINGS:

- **PHASE DIR 1 SIGNAL SOURCE:** This setting is used to select the source for the operating and polarizing signals. The operating current for the phase directional element is the phase current for the selected current source. The polarizing voltage is the line voltage from the phase VTs, based on the 90° or "quadrature" connection and shifted in the leading direction by the Element Characteristic Angle (ECA).
- **PHASE DIR 1 ECA:** This setting is used to select the Element Characteristic Angle, i.e. the angle by which the polarizing voltage is shifted in the leading direction to achieve dependable operation. In the design of UR elements, a block is applied to an element by asserting logic 1 at the blocking input. This element should be programmed via the ECA setting so that the output is **logic 1 for current in the non-tripping direction**.
- **PHASE DIR 1 POL V THRESHOLD:** This setting is used to establish the minimum level of voltage for which the phase angle measurement is reliable. The setting is based on VT accuracy. The default value is "0.700 pu".
- **PHASE DIR 1 BLOCK WHEN V MEM EXP:** This setting is used to select the required operation upon expiration of voltage memory. When set to "Yes", the directional element blocks the operation of any phase overcurrent element under directional control, when voltage memory expires; when set to "No", the directional element allows tripping of phase overcurrent elements under directional control.

NOTE

The Phase Directional element responds to the forward load current. In the case of a following reverse fault, the element needs some time – in the order of 8 msec – to establish a blocking signal. Some protection elements such as instantaneous overcurrent may respond to reverse faults before the blocking signal is established. Therefore, a coordination time of at least 10 msec must be added to all the instantaneous protection elements under the supervision of the Phase Directional element. If current reversal is of a concern, a longer delay – in the order of 20 msec – may be needed.



Figure 5–60: PHASE DIRECTIONAL SCHEME LOGIC

5.5.9 NEUTRAL CURRENT

a) MAIN MENU

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨⇩ SETTING GROUP 1(6) ⇨ NEUTRAL CURRENT

■ NEUTRAL CURRENT ■	◀▶	■ NEUTRAL TOC1 ■	See page 5-108.
MESSAGE	▲▼	■ NEUTRAL TOC2 ■	See page 5-108.
MESSAGE	▲▼	■ NEUTRAL IOC1 ■	See page 5-109.
MESSAGE	▲▼	■ NEUTRAL IOC2 ■	See page 5-109.
MESSAGE	▲▼	■ NEUTRAL ■ DIRECTIONAL OC1	See page 5-110.
MESSAGE	▲	■ NEUTRAL ■ DIRECTIONAL OC2	See page 5-110.

b) NEUTRAL TIME OVERCURRENT (ANSI 51N)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ NEUTRAL CURRENT ⇨ NEUTRAL TOC1(2)

■ NEUTRAL TOC1 ■		NEUTRAL TOC1 FUNCTION: Disabled — *Range: Disabled, Enabled*
MESSAGE		NEUTRAL TOC1 SIGNAL SOURCE: SRC 1 — *Range: SRC 1, SRC 2*
MESSAGE		NEUTRAL TOC1 INPUT: Phasor — *Range: Phasor, RMS*
MESSAGE		NEUTRAL TOC1 PICKUP: 1.000 pu — *Range: 0.000 to 30.000 pu in steps of 0.001*
MESSAGE		NEUTRAL TOC1 CURVE: IEEE Mod Inv — *Range: See OVERCURRENT CURVE TYPES table*
MESSAGE		NEUTRAL TOC1 TD MULTIPLIER: 1.00 — *Range: 0.00 to 600.00 in steps of 0.01*
MESSAGE		NEUTRAL TOC1 RESET: Instantaneous — *Range: Instantaneous, Timed*
MESSAGE		NEUTRAL TOC1 BLOCK: Off — *Range: FlexLogic™ operand*
MESSAGE		NEUTRAL TOC1 TARGET: Self-reset — *Range: Self-reset, Latched, Disabled*
MESSAGE		NEUTRAL TOC1 EVENTS: Disabled — *Range: Disabled, Enabled*

The Neutral Time Overcurrent element can provide a desired time-delay operating characteristic versus the applied current or be used as a simple Definite Time element. The neutral current input value is a quantity calculated as 3Io from the phase currents and may be programmed as fundamental phasor magnitude or total waveform RMS magnitude as required by the application.

Two methods of resetting operation are available: “Timed” and “Instantaneous” (refer to the Inverse TOC Curve Characteristics section for details on curve setup, trip times and reset operation). When the element is blocked, the time accumulator will reset according to the reset characteristic. For example, if the element reset characteristic is set to “Instantaneous” and the element is blocked, the time accumulator will be cleared immediately.



Figure 5–61: NEUTRAL TOC1 SCHEME LOGIC

c) NEUTRAL INSTANTANEOUS OVERCURRENT (ANSI 50N)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ NEUTRAL CURRENT ⇨⇩ NEUTRAL IOC1(2)

■ NEUTRAL IOC1 ■		NEUTRAL IOC1 FUNCTION: Disabled	Range: Disabled, Enabled
	MESSAGE	NEUTRAL IOC1 SIGNAL SOURCE: SRC 1	Range: SRC 1, SRC 2
	MESSAGE	NEUTRAL IOC1 PICKUP: 1.000 pu	Range: 0.000 to 30.000 pu in steps of 0.001
	MESSAGE	NEUTRAL IOC1 PICKUP DELAY: 0.00 s	Range: 0.00 to 600.00 s in steps of 0.01
	MESSAGE	NEUTRAL IOC1 RESET DELAY: 0.00 s	Range: 0.00 to 600.00 s in steps of 0.01
	MESSAGE	NEUTRAL IOC1 BLOCK: Off	Range: FlexLogic™ operand
	MESSAGE	NEUTRAL IOC1 TARGET: Self-reset	Range: Self-reset, Latched, Disabled
	MESSAGE	NEUTRAL IOC1 EVENTS: Disabled	Range: Disabled, Enabled

The Neutral Instantaneous Overcurrent element may be used as an instantaneous function with no intentional delay or as a Definite Time function. The element essentially responds to the magnitude of a neutral current fundamental frequency phasor calculated from the phase currents. A "positive-sequence restraint" is applied for better performance. A small portion (6.25%) of the positive-sequence current magnitude is subtracted from the zero-sequence current magnitude when forming the operating quantity of the element as follows:

$$I_{op} = 3 \times (|I\_0| - K \cdot |I\_1|) \quad \text{where } K = 1/16 \qquad \textbf{(EQ 5.18)}$$

The positive-sequence restraint allows for more sensitive settings by counterbalancing spurious zero-sequence currents resulting from:

- system unbalances under heavy load conditions
- transformation errors of current transformers (CTs) during double-line and three-phase faults
- switch-off transients during double-line and three-phase faults

The positive-sequence restraint must be considered when testing for pickup accuracy and response time (multiple of pickup). The operating quantity depends on how test currents are injected into the relay (single-phase injection: $I_{op} = 0.9375 \cdot I_{injected}$; three-phase pure zero-sequence injection: $I_{op} = 3 \times I_{injected}$).



Figure 5–62: NEUTRAL IOC1 SCHEME LOGIC

d) NEUTRAL DIRECTIONAL OVERCURRENT (ANSI 67N)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨ NEUTRAL CURRENT ⇨⇩ NEUTRAL DIRECTIONAL OC1(2)

■ NEUTRAL ■ DIRECTIONAL OC1		NEUTRAL DIR OC1 FUNCTION: Disabled	*Range: Disabled, Enabled*
	MESSAGE	NEUTRAL DIR OC1 SOURCE: SRC 1	*Range: SRC 1, SRC 2*
	MESSAGE	NEUTRAL DIR OC1 POLARIZING: Voltage	*Range: Voltage, Current, Dual*
	MESSAGE	NEUTRAL DIR OC1 POL VOLT: Calculated V0	*Range: Calculated V0, Measured VX*
	MESSAGE	NEUTRAL DIR OC1 OP CURR: Calculated 3I0	*Range: Calculated 3I0, Measured IG*
	MESSAGE	NEUTRAL DIR OC1 OFFSET: 0.00 Ω	*Range: 0.00 to 250.00 Ω in steps of 0.01*
	MESSAGE	NEUTRAL DIR OC1 FWD ECA: 75° Lag	*Range: –90 to 90° in steps of 1*
	MESSAGE	NEUTRAL DIR OC1 FWD LIMIT ANGLE: 90°	*Range: 40 to 90° in steps of 1*
	MESSAGE	NEUTRAL DIR OC1 FWD PICKUP: 0.050 pu	*Range: 0.002 to 30.000 pu in steps of 0.001*
	MESSAGE	NEUTRAL DIR OC1 REV LIMIT ANGLE: 90°	*Range: 40 to 90° in steps of 1*
	MESSAGE	NEUTRAL DIR OC1 REV PICKUP: 0.050 pu	*Range: 0.002 to 30.000 pu in steps of 0.001*
	MESSAGE	NEUTRAL DIR OC1 BLK: Off	*Range: FlexLogic™ operand*
	MESSAGE	NEUTRAL DIR OC1 TARGET: Self-reset	*Range: Self-reset, Latched, Disabled*
	MESSAGE	NEUTRAL DIR OC1 EVENTS: Disabled	*Range: Disabled, Enabled*

There are two Neutral Directional Overcurrent protection elements available. The element provides both forward and reverse fault direction indications the NEUTRAL DIR OC1 FWD and NEUTRAL DIR OC1 REV operands, respectively. The output operand is asserted if the magnitude of the operating current is above a pickup level (overcurrent unit) and the fault direction is seen as “forward or “reverse”, respectively (directional unit).

The **overcurrent unit** responds to the magnitude of a fundamental frequency phasor of the either the neutral current calculated from the phase currents or the ground current. There are two separate pickup settings for the forward- and reverse-looking functions, respectively. If set to use the calculated 3I_0, the element applies a “positive-sequence restraint” for better performance: a small portion (6.25%) of the positive–sequence current magnitude is subtracted from the zero-sequence current magnitude when forming the operating quantity.

$$I_{op} = 3 \times (|I\_0| - K \times |I\_1|) \quad \text{where } K = 1/16 \qquad \textbf{(EQ 5.19)}$$

The positive-sequence restraint allows for more sensitive settings by counterbalancing spurious zero-sequence currents resulting from:

- System unbalances under heavy load conditions.
- Transformation errors of Current Transformers (CTs) during double-line and three-phase faults.
- Switch-off transients during double-line and three-phase faults.

The positive-sequence restraint must be considered when testing for pickup accuracy and response time (multiple of pickup). The operating quantity depends on the way the test currents are injected into the relay (single-phase injection: $I_{op} = 0.9375 \times I_{injected}$; three-phase pure zero-sequence injection: $I_{op} = 3 \times I_{injected}$).

The positive-sequence restraint is removed for low currents. If the positive-sequence current is below 0.8 pu, the restraint is removed by changing the constant *K* to zero. This facilitates better response to high-resistance faults when the unbalance is very small and there is no danger of excessive CT errors as the current is low.

The **directional unit** uses the zero-sequence current (I_0) or ground current (IG) for fault direction discrimination and may be programmed to use either zero-sequence voltage ("Calculated V0" or "Measured VX"), ground current (IG), or both for polarizing. The following tables define the Neutral Directional Overcurrent element.

Table 5–17: QUANTITIES FOR "CALCULATED 3I0" CONFIGURATION

DIRECTIONAL UNIT				OVERCURRENT UNIT
POLARIZING MODE	DIRECTION	COMPARED PHASORS		
Voltage	Forward	–V_0 + Z_offset × I_0	I_0 × 1∠ECA	$I_{op} = 3 \times (\|I\_0\| - K \times \|I\_1\|)$ if $\|I_1\| > 0.8$ pu $I_{op} = 3 \times \|I\_0\|$ if $\|I_1\| \le 0.8$ pu
	Reverse	–V_0 + Z_offset × I_0	–I_0 × 1∠ECA	
Current	Forward	IG	I_0	
	Reverse	IG	–I_0	
Dual	Forward	–V_0 + Z_offset × I_0	I_0 × 1∠ECA	
		or		
		IG	I_0	
	Reverse	–V_0 + Z_offset × I_0	–I_0 × 1∠ECA	
		or		
		IG	–I_0	

Table 5–18: QUANTITIES FOR "MEASURED IG" CONFIGURATION

DIRECTIONAL UNIT				OVERCURRENT UNIT
POLARIZING MODE	DIRECTION	COMPARED PHASORS		
Voltage	Forward	–V_0 + Z_offset × IG/3	IG × 1∠ECA	$I_{op} = \|IG\|$
	Reverse	–V_0 + Z_offset × IG/3	–IG × 1∠ECA	

where: $V\_0 = \frac{1}{3}(VAG + VBG + VCG)$ = zero sequence voltage ,

$I\_0 = \frac{1}{3}IN = \frac{1}{3}(IA + IB + IC)$ = zero sequence current ,

ECA = element characteristic angle and IG = ground current

When **NEUTRAL DIR OC1 POL VOLT** is set to “Measured VX”, one-third of this voltage is used in place of V_0. The following figure explains the usage of the voltage polarized directional unit of the element.

The figure below shows the voltage-polarized phase angle comparator characteristics for a Phase A to ground fault, with:

ECA = 90° (Element Characteristic Angle = centerline of operating characteristic)
FWD LA = 80° (Forward Limit Angle = the ± angular limit with the ECA for operation)
REV LA = 80° (Reverse Limit Angle = the ± angular limit with the ECA for operation)

The element incorporates a current reversal logic: if the reverse direction is indicated for at least 1.25 of a power system cycle, the prospective forward indication will be delayed by 1.5 of a power system cycle. The element is designed to emulate an electromechanical directional device. Larger operating and polarizing signals will result in faster directional discrimination bringing more security to the element operation.

The forward-looking function is designed to be more secure as compared to the reverse-looking function, and therefore, should be used for the tripping direction. The reverse-looking function is designed to be faster as compared to the forward-looking function and should be used for the blocking direction. This allows for better protection coordination.

The above bias should be taken into account when using the Neutral Directional Overcurrent element to directionalize other protection elements.



Figure 5–63: NEUTRAL DIRECTIONAL VOLTAGE-POLARIZED CHARACTERISTICS

5

- **NEUTRAL DIR OC1 POLARIZING:** This setting selects the polarizing mode for the directional unit.
  - If “Voltage” polarizing is selected, the element uses the zero-sequence voltage angle for polarization. The user can use either the zero-sequence voltage V_0 calculated from the phase voltages, or the zero-sequence voltage supplied externally as the auxiliary voltage Vx, both from the **NEUTRAL DIR OC1 SOURCE**.

    The calculated V_0 can be used as polarizing voltage only if the voltage transformers are connected in Wye. The auxiliary voltage can be used as the polarizing voltage provided **SYSTEM SETUP** ⇨ **AC INPUTS** ⇨⇩ **VOLTAGE BANK** ⇨⇩ **AUXILIARY VT CONNECTION** is set to "Vn" and the auxiliary voltage is connected to a zero-sequence voltage source (such as open delta connected secondary of VTs).

    The zero-sequence (V_0) or auxiliary voltage (Vx), accordingly, must be higher than 0.02 pu nominal voltage to be validated as a polarizing signal. If the polarizing signal is invalid, neither forward nor reverse indication is given.
  - If “Current” polarizing is selected, the element uses the ground current angle connected externally and configured under **NEUTRAL OC1 SOURCE** for polarization. The Ground CT must be connected between the ground and neutral point of an adequate local source of ground current. The ground current must be higher than 0.05 pu to be validated as a polarizing signal. If the polarizing signal is not valid, neither forward nor reverse indication is given.

    For a choice of current polarizing, it is recommended that the polarizing signal be analyzed to ensure that a known direction is maintained irrespective of the fault location. For example, if using an autotransformer neutral current as a polarizing source, it should be ensured that a reversal of the ground current does not occur for a high-side fault. The low-side system impedance should be assumed minimal when checking for this condition. A similar situation arises for a Wye/Delta/Wye transformer, where current in one transformer winding neutral may reverse when faults on both sides of the transformer are considered.
  - If "Dual" polarizing is selected, the element performs both directional comparisons as described above. A given direction is confirmed if either voltage or current comparators indicate so. If a conflicting (simultaneous forward and reverse) indication occurs, the forward direction overrides the reverse direction.
- **NEUTRAL DIR OC1 POL VOLT:** Selects the polarizing voltage used by the directional unit when "Voltage" or "Dual" polarizing mode is set. The polarizing voltage can be programmed to be either the zero-sequence voltage calculated from the phase voltages ("Calculated V0") or supplied externally as an auxiliary voltage ("Measured VX").
- **NEUTRAL DIR OC1 OP CURR:** This setting indicates whether the 3I_0 current calculated from the phase currents, or the ground current shall be used by this protection. This setting acts as a switch between the neutral and ground modes of operation (67N and 67G). If set to “Calculated 3I0” the element uses the phase currents and applies the positive-sequence restraint; if set to “Measured IG” the element uses ground current supplied to the ground CT of the CT bank configured as **NEUTRAL DIR OC1 SOURCE**. If this setting is “Measured IG”, then the **NEUTRAL DIR OC1 POLARIZING**

setting must be “Voltage”, as it is not possible to use the ground current as an operating and polarizing signal simultaneously.

- **NEUTRAL DIR OC1 OFFSET:** This setting specifies the offset impedance used by this protection. The primary application for the offset impedance is to guarantee correct identification of fault direction on series compensated lines. See the Chapter 9 for information on how to calculate this setting. In regular applications, the offset impedance ensures proper operation even if the zero-sequence voltage at the relaying point is very small. If this is the intent, the offset impedance shall not be larger than the zero-sequence impedance of the protected circuit. Practically, it shall be several times smaller. See Chapter 8 for additional details. The offset impedance shall be entered in secondary ohms.
- **NEUTRAL DIR OC1 FWD ECA:** This setting defines the characteristic angle (ECA) for the forward direction in the "Voltage" polarizing mode. The "Current" polarizing mode uses a fixed ECA of 0°. The ECA in the reverse direction is the angle set for the forward direction shifted by 180°.
- **NEUTRAL DIR OC1 FWD LIMIT ANGLE:** This setting defines a symmetrical (in both directions from the ECA) limit angle for the forward direction.
- **NEUTRAL DIR OC1 FWD PICKUP:** This setting defines the pickup level for the overcurrent unit of the element in the forward direction. When selecting this setting it must be kept in mind that the design uses a "positive-sequence restraint" technique for the "Calculated 3I0" mode of operation.
- **NEUTRAL DIR OC1 REV LIMIT ANGLE:** This setting defines a symmetrical (in both directions from the ECA) limit angle for the reverse direction.
- **NEUTRAL DIR OC1 REV PICKUP:** This setting defines the pickup level for the overcurrent unit of the element in the reverse direction. When selecting this setting it must be kept in mind that the design uses a "positive-sequence restraint" technique for the "Calculated 3I0" mode of operation.



Figure 5–64: NEUTRAL DIRECTIONAL OC1 SCHEME LOGIC

a) GROUND TIME OVERCURRENT (ANSI 51G)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ GROUND CURRENT ⇨ GROUND TOC1(2)

■ GROUND TOC1 ■		GROUND TOC1 FUNCTION: Disabled — Range: Disabled, Enabled
	MESSAGE	GROUND TOC1 SIGNAL SOURCE: SRC 1 — Range: SRC 1, SRC 2
	MESSAGE	GROUND TOC1 INPUT: Phasor — Range: Phasor, RMS
	MESSAGE	GROUND TOC1 PICKUP: 1.000 pu — Range: 0.000 to 30.000 pu in steps of 0.001
	MESSAGE	GROUND TOC1 CURVE: IEEE Mod Inv — Range: see the Overcurrent Curve Types table
	MESSAGE	GROUND TOC1 TD MULTIPLIER: 1.00 — Range: 0.00 to 600.00 in steps of 0.01
	MESSAGE	GROUND TOC1 RESET: Instantaneous — Range: Instantaneous, Timed
	MESSAGE	GROUND TOC1 BLOCK: Off — Range: FlexLogic™ operand
	MESSAGE	GROUND TOC1 TARGET: Self-reset — Range: Self-reset, Latched, Disabled
	MESSAGE	GROUND TOC1 EVENTS: Disabled — Range: Disabled, Enabled

This element can provide a desired time-delay operating characteristic versus the applied current or be used as a simple Definite Time element. The ground current input value is the quantity measured by the ground input CT and is the fundamental phasor or RMS magnitude. Two methods of resetting operation are available; “Timed” and “Instantaneous” (refer to the Inverse TOC Characteristics section for details). When the element is blocked, the time accumulator will reset according to the reset characteristic. For example, if the element reset characteristic is set to “Instantaneous” and the element is blocked, the time accumulator will be cleared immediately.

NOTE

These elements measure the current that is connected to the ground channel of a CT/VT module. This channel may be equipped with a standard or sensitive input. The conversion range of a standard channel is from 0.02 to 46 times the CT rating. The conversion range of a sensitive channel is from 0.002 to 4.6 times the CT rating.



Figure 5–65: GROUND TOC1 SCHEME LOGIC

b) GROUND INSTANTANEOUS OVERCURRENT (ANSI 50G)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ GROUND CURRENT ⇨⇩ GROUND IOC1(2)

■ GROUND IOC1 ■	GROUND IOC1 FUNCTION: Disabled	Range: Disabled, Enabled
MESSAGE	GROUND IOC1 SIGNAL SOURCE: SRC 1	Range: SRC 1, SRC 2
MESSAGE	GROUND IOC1 PICKUP: 1.000 pu	Range: 0.000 to 30.000 pu in steps of 0.001
MESSAGE	GROUND IOC1 PICKUP DELAY: 0.00 s	Range: 0.00 to 600.00 s in steps of 0.01
MESSAGE	GROUND IOC1 RESET DELAY: 0.00 s	Range: 0.00 to 600.00 s in steps of 0.01
MESSAGE	GROUND IOC1 BLOCK: Off	Range: FlexLogic™ operand
MESSAGE	GROUND IOC1 TARGET: Self-reset	Range: Self-reset, Latched, Disabled
MESSAGE	GROUND IOC1 EVENTS: Disabled	Range: Disabled, Enabled

The Ground IOC element may be used as an instantaneous element with no intentional delay or as a Definite Time element. The ground current input is the quantity measured by the ground input CT and is the fundamental phasor magnitude.



Figure 5–66: GROUND IOC1 SCHEME LOGIC

NOTE

These elements measure the current that is connected to the ground channel of a CT/VT module. This channel may be equipped with a standard or sensitive input. The conversion range of a standard channel is from 0.02 to 46 times the CT rating. The conversion range of a sensitive channel is from 0.002 to 4.6 times the CT rating.

a) NEGATIVE SEQUENCE TIME OVERCURRENT (ANSI 51_2)

PATH: SETTINGS ⇩ GROUPED ELEMENTS ⇨⇩ SETTING GROUP 1(6) ⇨⇩ NEGATIVE SEQUENCE CURRENT ⇨ NEG SEQ TOC1(2)

■ NEG SEQ TOC1 ■	NEG SEQ TOC1 FUNCTION: Disabled	Range: Disabled, Enabled
MESSAGE	NEG SEQ TOC1 SIGNAL SOURCE: SRC 1	Range: SRC 1, SRC 2
MESSAGE	NEG SEQ TOC1 PICKUP: 1.000 pu	Range: 0.000 to 30.000 pu in steps of 0.001
MESSAGE	NEG SEQ TOC1 CURVE: IEEE Mod Inv	Range: see OVERCURRENT CURVE TYPES table
MESSAGE	NEG SEQ TOC1 TD MULTIPLIER: 1.00	Range: 0.00 to 600.00 in steps of 0.01
MESSAGE	NEG SEQ TOC1 RESET: Instantaneous	Range: Instantaneous, Timed
MESSAGE	NEG SEQ TOC1 BLOCK: Off	Range: FlexLogic™ operand
MESSAGE	NEG SEQ TOC1 TARGET: Self-reset	Range: Self-reset, Latched, Disabled
MESSAGE	NEG SEQ TOC1 EVENTS: Disabled	Range: Disabled, Enabled

The negative sequence time overcurrent element may be used to determine and clear unbalance in the system. The input for calculating negative sequence current is the fundamental phasor value.

Two methods of resetting operation are available; “Timed” and “Instantaneous” (refer to the Inverse TOC Characteristics sub-section for details on curve setup, trip times and reset operation). When the element is blocked, the time accumulator will reset according to the reset characteristic. For example, if the element reset characteristic is set to “Instantaneous” and the element is blocked, the time accumulator will be cleared immediately.



Figure 5–67: NEGATIVE SEQUENCE TOC1 SCHEME LOGIC

b) NEGATIVE SEQUENCE INSTANTANEOUS OVERCURRENT (ANSI 50_2)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ NEGATIVE SEQUENCE CURRENT ⇨⇩ NEG SEQ OC1(2)

■ NEG SEQ IOC1 ■		NEG SEQ IOC1 FUNCTION: Disabled	Range: Disabled, Enabled
	MESSAGE	NEG SEQ IOC1 SIGNAL SOURCE: SRC 1	Range: SRC 1, SRC 2
	MESSAGE	NEG SEQ IOC1 PICKUP: 1.000 pu	Range: 0.000 to 30.000 pu in steps of 0.001
	MESSAGE	NEG SEQ IOC1 PICKUP DELAY: 0.00 s	Range: 0.00 to 600.00 s in steps of 0.01
	MESSAGE	NEG SEQ IOC1 RESET DELAY: 0.00 s	Range: 0.00 to 600.00 s in steps of 0.01
	MESSAGE	NEG SEQ IOC1 BLOCK: Off	Range: FlexLogic™ operand
	MESSAGE	NEG SEQ IOC1 TARGET: Self-reset	Range: Self-reset, Latched, Disabled
	MESSAGE	NEG SEQ IOC1 EVENTS: Disabled	Range: Disabled, Enabled

The Negative Sequence Instantaneous Overcurrent element may be used as an instantaneous function with no intentional delay or as a Definite Time function. The element responds to the negative-sequence current fundamental frequency phasor magnitude (calculated from the phase currents) and applies a "positive-sequence" restraint for better performance: a small portion (12.5%) of the positive-sequence current magnitude is subtracted from the negative-sequence current magnitude when forming the operating quantity:

$$I_{op} = |I\_2| - K \cdot |I\_1| \quad \text{where } K = 1/8 \qquad \textbf{(EQ 5.20)}$$

The positive-sequence restraint allows for more sensitive settings by counterbalancing spurious negative-sequence currents resulting from:

- system unbalances under heavy load conditions
- transformation errors of current transformers (CTs) during three-phase faults
- fault inception and switch-off transients during three-phase faults

The positive-sequence restraint must be considered when testing for pickup accuracy and response time (multiple of pickup). The operating quantity depends on the way the test currents are injected into the relay (single phase injection: $I_{op} = 0.2917 \cdot I_{injected}$; three phase injection, opposite rotation: $I_{op} = I_{injected}$).



Figure 5–68: NEGATIVE SEQUENCE IOC1 SCHEME LOGIC

c) NEGATIVE SEQUENCE DIRECTIONAL OVERCURRENT (ANSI 67_2)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ NEGATIVE SEQUENCE CURRENT ⇨⇩ NEG SEQ DIR OC1(2)



There are two Negative Sequence Directional Overcurrent protection elements available. The element provides both forward and reverse fault direction indications through its output operands NEG SEQ DIR OC1 FWD and NEG SEQ DIR OC1 REV, respectively. The output operand is asserted if the magnitude of the operating current is above a pickup level (overcurrent unit) and the fault direction is seen as 'forward' or 'reverse', respectively (directional unit).

The **overcurrent unit** of the element essentially responds to the magnitude of a fundamental frequency phasor of either the negative-sequence or zero-sequence current as per user selection. The zero-sequence current should not be mistaken with the neutral current (factor 3 difference).

A "positive-sequence restraint" is applied for better performance: a small portion (12.5% for negative-sequence and 6.25% for zero-sequence) of the positive–sequence current magnitude is subtracted from the negative- or zero-sequence current magnitude, respectively, when forming the element operating quantity.

$$I_{op} = |I\_2| - K \times |I\_1|, \text{ where } K = 1/8 \quad \text{or} \quad I_{op} = |I\_0| - K \times |I\_1|, \text{ where } K = 1/16 \qquad \textbf{(EQ 5.21)}$$

The positive-sequence restraint allows for more sensitive settings by counterbalancing spurious negative- and zero-sequence currents resulting from:

- System unbalances under heavy load conditions.
- Transformation errors of Current Transformers (CTs).
- Fault inception and switch-off transients.

The positive-sequence restraint must be considered when testing for pick-up accuracy and response time (multiple of pickup). The operating quantity depends on the way the test currents are injected into the relay:

- single-phase injection: $I_{op} = 0.2917 \times I_{injected}$ (negative-sequence mode); $I_{op} = 0.3125 \times I_{injected}$ (zero-sequence mode)

- three-phase pure zero- or negative-sequence injection, respectively: $I_{op} = I_{injected}$.
- the directional unit uses the negative-sequence current and voltage for fault direction discrimination

The following table defines the Negative Sequence Directional Overcurrent element.

OVERCURRENT UNIT		DIRECTIONAL UNIT		
MODE	OPERATING CURRENT	DIRECTION	COMPARED PHASORS	
Negative-Sequence	I_{op} = |I_2| – K × I_1|	Forward	–V_2 + Z_offset × I_2	I_2 × 1∠ECA
		Reverse	–V_2 + Z_offset × I_2	–(I_2 × 1∠ECA)
Zero-Sequence	I_{op} = |I_0| – K × |I_1|	Forward	–V_2 + Z_offset × I_2	I_2 × 1∠ECA
		Reverse	–V_2 + Z_offset × I_2	–(I_2 × 1∠ECA)

The negative-sequence voltage must be higher than the **PRODUCT SETUP ⇨⇩ DISPLAY PROPERTIES ⇨⇩ VOLTAGE CUT-OFF LEVEL** value to be validated for use as a polarizing signal. If the polarizing signal is not validated neither forward nor reverse indication is given. The following figure explains the usage of the voltage polarized directional unit of the element.

The figure below shows the phase angle comparator characteristics for a Phase A to ground fault, with settings of:

ECA = 75° (Element Characteristic Angle = centerline of operating characteristic)
FWD LA = 80° (Forward Limit Angle = ± the angular limit with the ECA for operation)
REV LA = 80° (Reverse Limit Angle = ± the angular limit with the ECA for operation)

The element incorporates a current reversal logic: if the reverse direction is indicated for at least 1.25 of a power system cycle, the prospective forward indication will be delayed by 1.5 of a power system cycle. The element is designed to emulate an electromechanical directional device. Larger operating and polarizing signals will result in faster directional discrimination bringing more security to the element operation.



Figure 5–69: NEG SEQ DIRECTIONAL CHARACTERISTICS

The forward-looking function is designed to be more secure as compared to the reverse-looking function, and therefore, should be used for the tripping direction. The reverse-looking function is designed to be faster as compared to the forward-looking function and should be used for the blocking direction. This allows for better protection coordination. The above bias should be taken into account when using the Negative Sequence Directional Overcurrent element to 'directionalize' other protection elements.

- **NEG SEQ DIR OC1 OFFSET:** This setting specifies the offset impedance used by this protection. The primary application for the offset impedance is to guarantee correct identification of fault direction on series compensated lines (see the Application of Settings chapter for information on how to calculate this setting). In regular applications, the offset impedance ensures proper operation even if the negative-sequence voltage at the relaying point is very small. If this is the intent, the offset impedance shall not be larger than the negative-sequence impedance of the protected circuit. Practically, it shall be several times smaller. The offset impedance shall be entered in secondary ohms. See the Theory of Operation chapter for additional details.
- **NEG SEQ DIR OC1 TYPE:** This setting selects the operating mode for the overcurrent unit of the element. The choices are “Neg Sequence” and “Zero Sequence”. In some applications it is advantageous to use a directional negative-sequence overcurrent function instead of a directional zero-sequence overcurrent function as inter-circuit mutual effects are minimized.
- **NEG SEQ DIR OC1 FWD ECA:** This setting select the element characteristic angle (ECA) for the forward direction. The element characteristic angle in the reverse direction is the angle set for the forward direction shifted by 180°.
- **NEG SEQ DIR OC1 FWD LIMIT ANGLE:** This setting defines a symmetrical (in both directions from the ECA) limit angle for the forward direction.
- **NEG SEQ DIR OC1 FWD PICKUP:** This setting defines the pickup level for the overcurrent unit in the forward direction. Upon **NEG SEQ DIR OC1 TYPE** selection, this pickup threshold applies to zero- or negative-sequence current. When selecting this setting it must be kept in mind that the design uses a ‘positive-sequence restraint’ technique.
- **NEG SEQ DIR OC1 REV LIMIT ANGLE:** This setting defines a symmetrical (in both directions from the ECA) limit angle for the reverse direction.
- **NEG SEQ DIR OC1 REV PICKUP:** This setting defines the pickup level for the overcurrent unit in the reverse direction. Upon **NEG SEQ DIR OC1 TYPE** selection, this pickup threshold applies to zero- or negative-sequence current. When selecting this setting it must be kept in mind that the design uses a ‘positive-sequence restraint’ technique.



Figure 5–70: NEG SEQ DIRECTIONAL OC1 SCHEME LOGIC

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ BREAKER FAILURE ⇨ BREAKER FAILURE 1(2)





There are 2 identical Breaker Failure menus available, numbered 1 and 2.

In general, a breaker failure scheme determines that a breaker signaled to trip has not cleared a fault within a definite time, so further tripping action must be performed. Tripping from the breaker failure scheme should trip all breakers, both local and remote, that can supply current to the faulted zone. Usually operation of a breaker failure element will cause clearing of a larger section of the power system than the initial trip. Because breaker failure can result in tripping a large number of breakers and this affects system safety and stability, a very high level of security is required.

Two schemes are provided: one for three-pole tripping only (identified by the name "3BF") and one for three pole plus single-pole operation (identified by the name "1BF"). The philosophy used in these schemes is identical. The operation of a breaker failure element includes three stages: initiation, determination of a breaker failure condition, and output.

INITIATION STAGE:

A FlexLogic™ operand representing the protection trip signal initially sent to the breaker must be selected to initiate the scheme. The initiating signal should be sealed-in if primary fault detection can reset before the breaker failure timers have finished timing. The seal-in is supervised by current level, so it is reset when the fault is cleared. If desired, an incomplete sequence seal-in reset can be implemented by using the initiating operand to also initiate a FlexLogic™ timer, set longer than any breaker failure timer, whose output operand is selected to block the breaker failure scheme.

Schemes can be initiated either directly or with current level supervision. It is particularly important in any application to decide if a current-supervised initiate is to be used. The use of a current-supervised initiate results in the breaker failure element not being initiated for a breaker that has very little or no current flowing through it, which may be the case for transformer faults. For those situations where it is required to maintain breaker fail coverage for fault levels below the **BF1 PH AMP SUPV PICKUP** or the **BF1 N AMP SUPV PICKUP** setting, a current supervised initiate should *not* be used. This feature should be utilized for those situations where coordinating margins may be reduced when high speed reclosing is used. Thus, if this choice is made, fault levels must always be above the supervision pickup levels for dependable operation of the breaker fail scheme. This can also occur in breaker-and-a-half or ring bus configurations where the first breaker closes into a fault; the protection trips and attempts to initiate breaker failure for the second breaker, which is in the process of closing, but does not yet have current flowing through it.

When the scheme is initiated, it immediately sends a trip signal to the breaker initially signaled to trip (this feature is usually described as Re-Trip). This reduces the possibility of widespread tripping that results from a declaration of a failed breaker.

DETERMINATION OF A BREAKER FAILURE CONDITION:

The schemes determine a breaker failure condition via three 'paths'. Each of these paths is equipped with a time delay, after which a failed breaker is declared and trip signals are sent to all breakers required to clear the zone. The delayed paths are associated with Breaker Failure Timers 1, 2, and 3, which are intended to have delays increasing with increasing timer numbers. These delayed paths are individually enabled to allow for maximum flexibility.

Timer 1 logic (Early Path) is supervised by a fast-operating breaker auxiliary contact. If the breaker is still closed (as indicated by the auxiliary contact) and fault current is detected after the delay interval, an output is issued. Operation of the breaker auxiliary switch indicates that the breaker has mechanically operated. The continued presence of current indicates that the breaker has failed to interrupt the circuit.

Timer 2 logic (Main Path) is not supervised by a breaker auxiliary contact. If fault current is detected after the delay interval, an output is issued. This path is intended to detect a breaker that opens mechanically but fails to interrupt fault current; the logic therefore does not use a breaker auxiliary contact.

The Timer 1 and 2 paths provide two levels of current supervision, Hi-set and Lo-set, that allow the supervision level to change from a current which flows before a breaker inserts an opening resistor into the faulted circuit to a lower level after resistor insertion. The Hi-set detector is enabled after timeout of Timer 1 or 2, along with a timer that will enable the Lo-set detector after its delay interval. The delay interval between Hi-set and Lo-set is the expected breaker opening time. Both current detectors provide a fast operating time for currents at small multiples of the pickup value. The overcurrent detectors are required to operate after the breaker failure delay interval to eliminate the need for very fast resetting overcurrent detectors.

Timer 3 logic (Slow Path) is supervised by a breaker auxiliary contact and a control switch contact used to indicate that the breaker is in/out of service, disabling this path when the breaker is out of service for maintenance. There is no current level check in this logic as it is intended to detect low magnitude faults and it is therefore the slowest to operate.

OUTPUT:

The outputs from the schemes are:

- FlexLogic™ operands that report on the operation of portions of the scheme
- FlexLogic™ operand used to re-trip the protected breaker
- FlexLogic™ operands that initiate tripping required to clear the faulted zone. The trip output can be sealed-in for an adjustable period.
- Target message indicating a failed breaker has been declared
- Illumination of the faceplate Trip LED (and the Phase A, B or C LED, if applicable)

MAIN PATH SEQUENCE:



Figure 5–71: BREAKER FAILURE MAIN PATH SEQUENCE

SETTINGS:

- **BF1 MODE:** This setting is used to select the breaker failure operating mode: single or three pole.
- **BF1 USE AMP SUPV:** If set to "Yes", the element will only be initiated if current flowing through the breaker is above the supervision pickup level.
- **BF1 USE SEAL-IN:** If set to "Yes", the element will only be sealed-in if current flowing through the breaker is above the supervision pickup level.
- **BF1 3-POLE INITIATE:** This setting selects the FlexLogic™ operand that will initiate 3-pole tripping of the breaker.
- **BF1 PH AMP SUPV PICKUP:** This setting is used to set the phase current initiation and seal-in supervision level. Generally this setting should detect the lowest expected fault current on the protected breaker. It can be set as low as necessary (lower than breaker resistor current or lower than load current) - Hiset and Loset current supervision will guarantee correct operation.
- **BF1 N AMP SUPV PICKUP:** This setting is used to set the neutral current initiate and seal-in supervision level. Generally this setting should detect the lowest expected fault current on the protected breaker. Neutral current supervision is used only in the three phase scheme to provide increased sensitivity. This setting is valid only for three-pole tripping schemes.
- **BF1 USE TIMER 1:** If set to "Yes", the Early Path is operational.
- **BF1 TIMER 1 PICKUP DELAY:** Timer 1 is set to the shortest time required for breaker auxiliary contact Status-1 to open, from the time the initial trip signal is applied to the breaker trip circuit, plus a safety margin.
- **BF1 USE TIMER 2:** If set to "Yes", the Main Path is operational.
- **BF1 TIMER 2 PICKUP DELAY:** Timer 2 is set to the expected opening time of the breaker, plus a safety margin. This safety margin was historically intended to allow for measuring and timing errors in the breaker failure scheme equipment. In microprocessor relays this time is not significant. In L90 relays, which use a Fourier transform, the calculated current magnitude will ramp-down to zero one power frequency cycle after the current is interrupted, and this lag should be included in the overall margin duration, as it occurs after current interruption. The Breaker Failure Main Path Sequence diagram below shows a margin of two cycles; this interval is considered the minimum appropriate for most applications.

  Note that in bulk oil circuit breakers, the interrupting time for currents less than 25% of the interrupting rating can be significantly longer than the normal interrupting time.
- **BF1 USE TIMER 3:** If set to "Yes", the Slow Path is operational.
- **BF1 TIMER 3 PICKUP DELAY:** Timer 3 is set to the same interval as Timer 2, plus an increased safety margin. Because this path is intended to operate only for low level faults, the delay can be in the order of 300 to 500 ms.
- **BF1 BKR POS1 ϕA/3P:** This setting selects the FlexLogic™ operand that represents the protected breaker early-type auxiliary switch contact (52/a). When using 1-Pole breaker failure scheme, this operand represents the protected breaker early-type auxiliary switch contact on pole A. This is normally a non-multiplied Form-A contact. The contact may even be adjusted to have the shortest possible operating time.
- **BF1 BKR POS2 ϕA/3P:** This setting selects the FlexLogic™ operand that represents the breaker normal-type auxiliary switch contact (52/a). When using 1-Pole breaker failure scheme, this operand represents the protected breaker auxiliary switch contact on pole A. This may be a multiplied contact.
- **BF1 BREAKER TEST ON:** This setting is used to select the FlexLogic™ operand that represents the breaker In-Service/Out-of-Service switch set to the Out-of-Service position.
- **BF1 PH AMP HISET PICKUP:** This setting sets the phase current output supervision level. Generally this setting should detect the lowest expected fault current on the protected breaker, before a breaker opening resistor is inserted.
- **BF1 N AMP HISET PICKUP:** This setting sets the neutral current output supervision level. Generally this setting should detect the lowest expected fault current on the protected breaker, before a breaker opening resistor is inserted. Neutral current supervision is used only in the three pole scheme to provide increased sensitivity. *This setting is valid only for 3-pole breaker failure schemes*.
- **BF1 PH AMP LOSET PICKUP:** This setting sets the phase current output supervision level. Generally this setting should detect the lowest expected fault current on the protected breaker, after a breaker opening resistor is inserted (approximately 90% of the resistor current).

- **BF1 N AMP LOSET PICKUP:** This setting sets the neutral current output supervision level. Generally this setting should detect the lowest expected fault current on the protected breaker, after a breaker opening resistor is inserted (approximately 90% of the resistor current). *This setting is valid only for 3-pole breaker failure schemes*.
- **BF1 LOSET TIME DELAY:** Sets the pickup delay for current detection after opening resistor insertion.
- **BF1 TRIP DROPOUT DELAY:** This setting is used to set the period of time for which the trip output is sealed-in. This timer must be coordinated with the automatic reclosing scheme of the failed breaker, to which the breaker failure element sends a cancel reclosure signal. Reclosure of a remote breaker can also be prevented by holding a Transfer Trip signal on longer than the "reclaim" time.
- **BF1 PH A INITIATE / BF1 PH B INITIATE / BF 1 PH C INITIATE:** These settings select the FlexLogic™ operand to initiate phase A, B, or C single-pole tripping of the breaker and the phase A, B, or C portion of the scheme, accordingly. *This setting is only valid for 1-pole breaker failure schemes*.
- **BF1 BKR POS1 ϕB / BF1 BKR POS 1 ϕC:** These settings select the FlexLogic™ operand to represents the protected breaker early-type auxiliary switch contact on poles B or C, accordingly. This contact is normally a non-multiplied Form-A contact. The contact may even be adjusted to have the shortest possible operating time. *This setting is valid only for 1-pole breaker failure schemes*.
- **BF1 BKR POS2 ϕB:** Selects the FlexLogic™ operand that represents the protected breaker normal-type auxiliary switch contact on pole B (52/a). This may be a multiplied contact. *This setting is valid only for 1-pole breaker failure schemes*.
- **BF1 BKR POS2 ϕC:** This setting selects the FlexLogic™ operand that represents the protected breaker normal-type auxiliary switch contact on pole C (52/a). This may be a multiplied contact. For single-pole operation, the scheme has the same overall general concept except that it provides re-tripping of each single pole of the protected breaker. The approach shown in the following single pole tripping diagram uses the initiating information to determine which pole is supposed to trip. The logic is segregated on a per-pole basis. The overcurrent detectors have ganged settings. *This setting is valid only for 1-pole breaker failure schemes*.

  Upon operation of the breaker failure element for a single pole trip command, a 3-pole trip command should be given via output operand "BF1 TRIP OP".



Figure 5–72: BREAKER FAILURE 1-POLE [INITIATE] (Sheet 1 of 2)



Figure 5–73: BREAKER FAILURE 1-POLE [TIMERS] (Sheet 2 of 2)



Figure 5–74: BREAKER FAILURE 3-POLE [INITIATE] (Sheet 1 of 2)



Figure 5–75: BREAKER FAILURE 3-POLE [TIMERS] (Sheet 2 of 2)

a) MAIN MENU

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ VOLTAGE ELEMENTS

■ VOLTAGE ELEMENTS ■	◀▶	■ PHASE ■ UNDERVOLTAGE1	See page 5–131.
	MESSAGE ▲▼	■ PHASE ■ UNDERVOLTAGE2	See page 5–131.
	MESSAGE ▲▼	■ PHASE ■ OVERVOLTAGE1	See page 5–132.
	MESSAGE ▲▼	■ NEUTRAL OV1 ■	See page 5–133.
	MESSAGE ▲▼	■ AUXILIARY UV1 ■	See page 5–134.
	MESSAGE ▲	■ AUXILIARY OV1 ■	See page 5–135.

These protection elements can be used for a variety of applications such as:

Undervoltage Protection: For voltage sensitive loads, such as induction motors, a drop in voltage increases the drawn current which may cause dangerous overheating in the motor. The undervoltage protection feature can be used to either cause a trip or generate an alarm when the voltage drops below a specified voltage setting for a specified time delay.

Permissive Functions: The undervoltage feature may be used to block the functioning of external devices by operating an output relay when the voltage falls below the specified voltage setting. The undervoltage feature may also be used to block the functioning of other elements through the block feature of those elements.

Source Transfer Schemes: In the event of an undervoltage, a transfer signal may be generated to transfer a load from its normal source to a standby or emergency power source.

The undervoltage elements can be programmed to have a Definite Time delay characteristic. The Definite Time curve operates when the voltage drops below the pickup level for a specified period of time. The time delay is adjustable from 0 to 600.00 seconds in steps of 10 ms. The undervoltage elements can also be programmed to have an inverse time delay characteristic. The undervoltage delay setting defines the family of curves shown below.

$$T = \frac{D}{\left(1 - \frac{V}{V_{pickup}}\right)}$$

where: T = Operating Time
D = Undervoltage Delay Setting
(D = 0.00 operates instantaneously)
V = Secondary Voltage applied to the relay
V_{pickup} = Pickup Level

NOTE **At 0% of pickup, the operating time equals the UNDERVOLTAGE DELAY setting.**



Figure 5–76: INVERSE TIME UNDERVOLTAGE CURVES

b) PHASE UNDERVOLTAGE (ANSI 27P)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ VOLTAGE ELEMENTS ⇨ PHASE UNDERVOLTAGE1(2)

■ PHASE ■ UNDERVOLTAGE1		PHASE UV1 FUNCTION: Disabled	Range: Disabled, Enabled
MESSAGE		PHASE UV1 SIGNAL SOURCE: SRC 1	Range: SRC 1, SRC 2
MESSAGE		PHASE UV1 MODE: Phase to Ground	Range: Phase to Ground, Phase to Phase
MESSAGE		PHASE UV1 PICKUP: 1.000 pu	Range: 0.000 to 3.000 pu in steps of 0.001
MESSAGE		PHASE UV1 CURVE: Definite Time	Range: Definite Time, Inverse Time
MESSAGE		PHASE UV1 DELAY: 1.00 s	Range: 0.00 to 600.00 s in steps of 0.01
MESSAGE		PHASE UV1 MINIMUM VOLTAGE: 0.100 pu	Range: 0.000 to 3.000 pu in steps of 0.001
MESSAGE		PHASE UV1 BLOCK: Off	Range: FlexLogic™ operand
MESSAGE		PHASE UV1 TARGET: Self-reset	Range: Self-reset, Latched, Disabled
MESSAGE		PHASE UV1 EVENTS: Disabled	Range: Disabled, Enabled

This element may be used to give a desired time-delay operating characteristic versus the applied fundamental voltage (phase-to-ground or phase-to-phase for Wye VT connection, or phase-to-phase for Delta VT connection) or as a Definite Time element. The element resets instantaneously if the applied voltage exceeds the dropout voltage. The delay setting selects the minimum operating time of the phase undervoltage. The minimum voltage setting selects the operating voltage below which the element is blocked (a setting of "0" will allow a dead source to be considered a fault condition).



Figure 5–77: PHASE UNDERVOLTAGE1 SCHEME LOGIC

c) PHASE OVERVOLTAGE (ANSI 59P)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ VOLTAGE ELEMENTS ⇨⇩ PHASE OVERVOLTAGE1

■ PHASE ■ OVERVOLTAGE1		PHASE OV1 FUNCTION: Disabled — *Range: Disabled, Enabled*
	MESSAGE	PHASE OV1 SIGNAL SOURCE: SRC 1 — *Range: SRC 1, SRC 2*
	MESSAGE	PHASE OV1 PICKUP: 1.000 pu — *Range: 0.000 to 3.000 pu in steps of 0.001*
	MESSAGE	PHASE OV1 PICKUP DELAY: 1.00 s — *Range: 0.00 to 600.00 s in steps of 0.01*
	MESSAGE	PHASE OV1 RESET DELAY: 1.00 s — *Range: 0.00 to 600.00 s in steps of 0.01*
	MESSAGE	PHASE OV1 BLOCK: Off — *Range: FlexLogic™ Operand*
	MESSAGE	PHASE OV1 TARGET: Self-reset — *Range: Self-reset, Latched, Disabled*
	MESSAGE	PHASE OV1 EVENTS: Disabled — *Range: Disabled, Enabled*

5

The phase overvoltage element may be used as an instantaneous element with no intentional time delay or as a Definite Time element. The input voltage is the phase-to-phase voltage, either measured directly from Delta-connected VTs or as calculated from phase-to-ground (Wye) connected VTs. The specific voltages to be used for each phase are shown below.



Figure 5–78: PHASE OV SCHEME LOGIC

d) NEUTRAL OVERVOLTAGE (ANSI 59N)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ VOLTAGE ELEMENTS ⇨⇩ NEUTRAL OV1

■ NEUTRAL OV1 ■		NEUTRAL OV1 FUNCTION: Disabled	Range: Disabled, Enabled
	MESSAGE	NEUTRAL OV1 SIGNAL SOURCE: SRC 1	Range: SRC 1, SRC 2
	MESSAGE	NEUTRAL OV1 PICKUP: 0.300 pu	Range: 0.000 to 1.250 pu in steps of 0.001
	MESSAGE	NEUTRAL OV1 PICKUP: DELAY: 1.00 s	Range: 0.00 to 600.00 s in steps of 0.01
	MESSAGE	NEUTRAL OV1 RESET: DELAY: 1.00 s	Range: 0.00 to 600.00 s in steps of 0.01
	MESSAGE	NEUTRAL OV1 BLOCK: Off	Range: FlexLogic™ operand
	MESSAGE	NEUTRAL OV1 TARGET: Self-reset	Range: Self-reset, Latched, Disabled
	MESSAGE	NEUTRAL OV1 EVENTS: Disabled	Range: Disabled, Enabled

The Neutral Overvoltage element can be used to detect asymmetrical system voltage condition due to a ground fault or to the loss of one or two phases of the source. The element responds to the system neutral voltage (3V_0), calculated from the phase voltages. The nominal secondary voltage of the phase voltage channels entered under SETTINGS ⇨⇩ SYSTEM SETUP ⇨ AC INPUTS ⇨⇩ VOLTAGE BANK ⇨ PHASE VT SECONDARY is the p.u. base used when setting the pickup level.

VT errors and normal voltage unbalance must be considered when setting this element. This function requires the VTs to be Wye connected.



Figure 5–79: NEUTRAL OVERVOLTAGE1 SCHEME LOGIC

e) AUXILIARY UNDERVOLTAGE (ANSI 27X)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ VOLTAGE ELEMENTS ⇨⇩ AUXILIARY UV1

■ AUXILIARY UV1 ■		AUX UV1 FUNCTION: Disabled	Range: Disabled, Enabled
	MESSAGE	AUX UV1 SIGNAL SOURCE: SRC 1	Range: SRC 1, SRC 2
	MESSAGE	AUX UV1 PICKUP: 0.700 pu	Range: 0.000 to 3.000 pu in steps of 0.001
	MESSAGE	AUX UV1 CURVE: Definite Time	Range: Definite Time, Inverse Time
	MESSAGE	AUX UV1 DELAY: 1.00 s	Range: 0.00 to 600.00 s in steps of 0.01
	MESSAGE	AUX UV1 MINIMUM VOLTAGE: 0.100 pu	Range: 0.000 to 3.000 pu in steps of 0.001
	MESSAGE	AUX UV1 BLOCK: Off	Range: FlexLogic™ operand
	MESSAGE	AUX UV1 TARGET: Self-reset	Range: Self-reset, Latched, Disabled
	MESSAGE	AUX UV1 EVENTS: Disabled	Range: Disabled, Enabled

5

This element is intended for monitoring undervoltage conditions of the auxiliary voltage. The **AUX UV1 PICKUP** selects the voltage level at which the time undervoltage element starts timing. The nominal secondary voltage of the auxiliary voltage channel entered under SETTINGS ⇨⇩ SYSTEM SETUP ⇨ AC INPUTS ⇨⇩ VOLTAGE BANK X5 ⇨⇩ AUXILIARY VT X5 SECONDARY is the p.u. base used when setting the pickup level.

The **AUX UV1 DELAY** setting selects the minimum operating time of the auxiliary undervoltage element. Both **AUX UV1 PICKUP** and **AUX UV1 DELAY** settings establish the operating curve of the undervoltage element. The auxiliary undervoltage element can be programmed to use either Definite Time Delay or Inverse Time Delay characteristics. The operating characteristics and equations for both Definite and Inverse Time Delay are as for the Phase Undervoltage element.

The element resets instantaneously. The minimum voltage setting selects the operating voltage below which the element is blocked.



Figure 5–80: AUXILIARY UNDERVOLTAGE SCHEME LOGIC

f) AUXILIARY OVERVOLTAGE (ANSI 59X)

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ VOLTAGE ELEMENTS ⇨⇩ AUXILIARY OV1

■ AUXILIARY OV1 ■		AUX OV1 FUNCTION: Disabled	*Range: Disabled, Enabled*
	MESSAGE	AUX OV1 SIGNAL SOURCE: SRC 1	*Range: SRC 1, SRC 2*
	MESSAGE	AUX OV1 PICKUP: 0.300 pu	*Range: 0.000 to 3.000 pu in steps of 0.001*
	MESSAGE	AUX OV1 PICKUP DELAY: 1.00 s	*Range: 0.00 to 600.00 s in steps of 0.01*
	MESSAGE	AUX OV1 RESET DELAY: 1.00 s	*Range: 0.00 to 600.00 s in steps of 0.01*
	MESSAGE	AUX OV1 BLOCK: Off	*Range: FlexLogic™ operand*
	MESSAGE	AUX OV1 TARGET: Self-reset	*Range: Self-reset, Latched, Disabled*
	MESSAGE	AUX OV1 EVENTS: Disabled	*Range: Disabled, Enabled*

This element is intended for monitoring overvoltage conditions of the auxiliary voltage. A typical application for this element is monitoring the zero-sequence voltage (3V_0) supplied from an open-corner-delta VT connection. The nominal secondary voltage of the auxiliary voltage channel entered under SYSTEM SETUP ⇨ AC INPUTS ⇩⇨ VOLTAGE BANK X5 ⇩⇨ AUXILIARY VT X5 SECONDARY is the p.u. base used when setting the pickup level.



Figure 5–81: AUXILIARY OVERVOLTAGE SCHEME LOGIC

a) MAIN MENU

PATH: SETTINGS ⇩ GROUPED ELEMENTS ⇨⇩ SETTING GROUP 1(6) ⇨⇩ SUPERVISING ELEMENTS



b) DISTURBANCE DETECTOR

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨⇩ SETTING GROUP 1(6) ⇨⇩ SUPERVISING ELEMENTS ⇨ DISTURBANCE DETECTOR



The Disturbance Detector element is an 87L-dedicated sensitive current disturbance detector that is used to detect any disturbance on the protected system. This detector is intended for such functions as trip output supervision, starting oscillography data capture, and providing a continuous monitor feature to the relays.

If the disturbance detector is used to supervise the operation of the 87L function, it is recommended that the 87L Trip logic element be used. The 50DD SV disturbance detector FlexLogic™ operand must then be assigned to an **87L TRIP SUPV** setting.

The Disturbance Detector function measures the magnitude of the negative sequence current (I_2), the magnitude of the zero sequence current (I_0), the change in negative sequence current (ΔI_2), the change in zero sequence current (ΔI_0), and the change in positive sequence current (ΔI_1). The DD element uses the same source of computing currents as that for the current differential scheme 87L.

The Adaptive Level Detector operates as follows:

- When the absolute level increases above 0.12 pu for I_0 or I_2, the Adaptive Level Detector output is active and the next highest threshold level is increased 8 cycles later from 0.12 to 0.24 pu in steps of 0.02 pu. If the level exceeds 0.24 pu, the current Adaptive Level Detector setting remains at 0.24 pu and the output remains active (as well as the DD output) when the measured value remains above the current setting.
- When the absolute level is decreasing from in range from 0.24 to 0.12 pu, the lower level is set every 8 cycles without the Adaptive Level Detector active. Note that the 50DD output remains inactive during this change as long as the delta change is less than 0.04 pu.

The Delta Level Detectors (ΔI) detectors are designed to pickup for the 0.04 pu change in I_1, I_2, and I_0 currents. The ΔI is measured by comparing the present value to the value calculated 4 cycles earlier.

- **DD FUNCTION:** This setting is used to Enable/Disable the operation of the Disturbance Detector.
- **DD NON-CURRENT SUPV**: This setting is used to select a FlexLogic™ operand which will activate the output of the Disturbance Detector upon events (such as frequency or voltage change) not accompanied by a current change.

- **DD CONTROL LOGIC**: This setting is used to prevent operation of I_0 and I_2 logic of Disturbance Detector during conditions such as single breaker pole being open which leads to unbalanced load current in single pole tripping schemes. Breaker auxiliary contact can be used for such scheme.
- **DD LOGIC SEAL-IN**: This setting is used to maintain Disturbance Detector output for such conditions as balanced 3-phase fault, low level TOC fault, etc. whenever the Disturbance Detector might reset. Output of the Disturbance Detector will be maintained until the chosen FlexLogic™ Operand resets.

NOTE

The user may disable the **DD EVENTS** setting as the DD element will respond to any current disturbance on the system which may result in filling the Events buffer and thus cause the possible loss of any more valuable data.



Figure 5–82: DISTURBANCE DETECTOR SCHEME LOGIC

c) OPEN POLE DETECTOR

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨⇩ SETTING GROUP 1(6) ⇨⇩ SUPERVISING ELEMENTS ⇨⇩ OPEN POLE DETECTOR

■ OPEN POLE DETECTOR ■		OPEN POLE FUNCTION: Disabled	Range: Disabled, Enabled
	MESSAGE	OPEN POLE BLOCK: Off	Range: FlexLogic™ operand
	MESSAGE	OPEN POLE CURRENT SOURCE: SRC 1	Range: SRC 1, SRC 2
	MESSAGE	OPEN POLE CURRENT PKP: 0.20 pu	Range: 0.05 to 20.00 pu in steps of 0.01
	MESSAGE	OPEN POLE BROKEN CONDUCTOR: Disabled	Range: Disabled, Enabled
	MESSAGE	OPEN POLE VOLTAGE INPUT: Disabled	Range: Disabled, Enabled
	MESSAGE	OPEN POLE VOLTAGE SOURCE: SRC 1	Range: SRC 1, SRC 2,..., SRC 6
	MESSAGE	OPEN POLE ϕA AUX CO: Off	Range: FlexLogic™ operand
	MESSAGE	OPEN POLE ϕB AUX CO: Off	Range: FlexLogic™ operand
	MESSAGE	OPEN POLE ϕC AUX CO: Off	Range: FlexLogic™ operand
	MESSAGE	OPEN POLE PICKUP DELAY: 0.060 s	Range: 0.000 to 65.535 s in steps of 0.001
	MESSAGE	OPEN POLE RESET DELAY: 0.100 s	Range: 0.000 to 65.535 s in steps of 0.001
	MESSAGE	OPEN POLE TARGET: Self-reset	Range: Self-reset, Latched, Disabled
	MESSAGE	OPEN POLE EVENTS: Disabled	Range: Disabled, Enabled

The Open Pole Detector logic is designed to detect if any pole of the associated circuit breaker is opened or the conductor is broken on the protected power line and cable. The output FlexLogic™ operands can be used in three phase and single phase tripping schemes, in reclosing schemes, in blocking some elements (like CT failure) and in signaling or indication schemes. In single-pole tripping schemes, if OPEN POLE flag is set, any other subsequent fault should cause a three-phase trip regardless of fault type.

This element's logic is built on detecting absence of current in one phase during presence of current in other phases. Phases A, B and C breaker auxiliary contacts (if available) are used in addition to make a logic decision for single-pole tripping applications. If voltage input is available, Low Voltage function is used to detect absence of the monitoring voltage in the associated pole of the breaker.

- **OPEN POLE FUNCTION**: This setting is used to Enable/Disable operation of the element.
- **OPEN POLE BLOCK**: This setting is used to select a FlexLogic™ operand that blocks operation of the element.
- **OPEN POLE CURRENT SOURCE**: This setting is used to select the source for the current for the element.
- **OPEN POLE CURRENT PICKUP**: This setting is used to select the pickup value of the phase current. Pickup setting is the minimum of the range and likely to be somewhat above of the charging current of the line.
- **OPEN POLE BROKEN CONDUCTOR:** This setting enables or disables detection of Broken Conductor or Remote Pole Open conditions.

- **OPEN POLE VOLTAGE INPUT**: This setting is used to Enable/Disable voltage input in making a logical decision. If line VT (not bus VT) is available, voltage input can be set to "Enable".
- **OPEN POLE VOLTAGE SOURCE**: This setting is used to select the source for the voltage for the element.
- **OPEN POLE ϕA(C) AUX CONTACT**: These three settings used to select a FlexLogic™ operand reflecting the state of phase A circuit breaker auxiliary contact 52b type (closed when main breaker contact is open) for single-pole tripping applications. If 2 breakers per line are being employed, both breaker auxiliary contacts feeding into the AND gate (representing auxiliary contacts connected in series) are to be assigned.
- **OPEN POLE PICKUP DELAY**: This setting is used to select the pickup delay of the element.
- **OPEN POLE RESET DELAY:** This setting is used to select the reset delay of the element. Depending on the particular application and whether 1-pole or 3-pole tripping mode is used, this setting should be thoroughly considered. It should comprise the reset time of the operating elements it used in conjunction with the breaker opening time and breaker auxiliary contacts discrepancy with the main contacts.



Figure 5–83: OPEN POLE DETECTOR SCHEME LOGIC

d) 87L TRIP

PATH: SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨⇩ SETTING GROUP 1(6) ⇨⇩ SUPERVISING ELEMENTS ⇨⇩ 87L TRIP



The 87L Trip element must be used to secure the generation of tripping outputs. It is especially recommended for use in all single-pole tripping applications. It provides the user with the capability of maintaining the trip signal while the fault current is still flowing, to choose single-pole or three-pole tripping, to employ the received Direct Transfer Trip signals, to assign supervising trip elements like 50DD, etc. The logic is used to ensure that the relay will:

- trip the faulted phase for a single line to ground fault, as detected by the line differential element
- trip all three phases for any internal multiphase fault
- trip all three phases for a second single line to ground fault during or following a single pole trip cycle

For maximum security, it is recommended the Disturbance Detector (plus other elements if required) be assigned to see a change in system status before a trip output is permitted. This ensures the relay will not issue a trip signal as a result of incorrect settings, incorrect manipulations with a relay, or inter-relay communications problems (for example, extremely noisy channels). The Open Pole Detector provides forcing of three-pole tripping for sequential faults and close-onto-fault if desired. The Open Pole Detector feature must be employed and adequately programmed for proper operation of this feature. The 87L TRIP 1P OP and 87L TRIP 3P OP operands are provided to initiate single-pole or three-pole autoreclosing.

NOTE

If DTT is not required to cause the 87L Trip scheme to operate, it should be disabled at the remote relay via the ETTINGS ⇨⇩ GROUPED ELEMENTS ⇨ SETTING GROUP 1(6) ⇨⇩ LINE DIFFERENTIAL ELEMENTS ⇨⇩ CURRENT DIFFERENTIAL menu.

- **87L TRIP FUNCTION**: This setting is used to enable/disable the element.
- **87L TRIP SOURCE**: This setting is used to assign a source for seal-in function.
- **87L TRIP MODE**: This setting is used to select either three-pole or single-pole mode of operation.
- **87L TRIP SUPV**: This setting is used to assign a trip supervising element. The 50DD SV FlexLogic™ operand is recommended (the element has to be enabled); otherwise, elements like instantaneous overcurrent, distance, etc. can be used.
- **87L TRIP FORCE 3-ϕ**: This setting is used to select an element forcing 3-pole tripping if any type fault occurs when this element is active. Autoreclosure Disabled can be utilized, or Autoreclosure Counter if second trip for example is required to be a 3-pole signal, or element representing change in the power system configuration, etc. can be considered to be applied.

- **87L TRIP SEAL-IN**: This setting is used to enable/disable seal-in of the trip signal by measurement of the current flowing.
- **87L TRIP SEAL-IN PICKUP**: This setting is used to select a pickup setting of the current seal-in function.



Figure 5–84: 87L TRIP SCHEME LOGIC

5.6.1 OVERVIEW

Control elements are generally used for control rather than protection. See the Introduction to Elements section at the beginning of this chapter for further information.

5.6.2 SETTING GROUPS

PATH: SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨ SETTINGS GROUPS



The Setting Groups menu controls the activation/deactivation of up to six possible groups of settings in the **GROUPED ELEMENTS** settings menu. The faceplate 'Settings in Use' LEDs indicate which active group (with a non-flashing energized LED) is in service.

The **SETTING GROUPS BLK** setting prevents the active setting group from changing when the FlexLogic™ parameter is set to "On". This can be useful in applications where it is undesirable to change the settings under certain conditions, such as the breaker being open.

Each **GROUP n ACTIVATE ON** setting selects a FlexLogic™ operand which, when set, will make the particular setting group active for use by any grouped element. A priority scheme ensures that only one group is active at a given time – the highest-numbered group which is activated by its **GROUP n ACTIVATE ON** parameter takes priority over the lower-numbered groups. There is no "activate on" setting for Group 1 (the default active group), because Group 1 automatically becomes active if no other group is active.

The relay can be set up via a FlexLogic™ equation to receive requests to activate or de-activate a particular non-default settings group. The following FlexLogic™ equation (see the figure below) illustrates requests via remote communications (e.g. VIRTUAL INPUT 1) or from a local contact input (e.g. H7a) to initiate the use of a particular settings group, and requests from several overcurrent pickup measuring elements to inhibit the use of the particular settings group. The assigned VIRTUAL OUTPUT 1 operand is used to control the "On" state of a particular settings group.



Figure 5–85: EXAMPLE FLEXLOGIC™ CONTROL OF A SETTINGS GROUP

PATH: SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨⇩ SELECTOR SWITCH ⇨ SELECTOR SWITCH 1(2)

■ SELECTOR SWITCH 1 ■		SELECTOR 1 FUNCTION: Disabled	*Range: Disabled, Enabled*
	MESSAGE	SELECTOR 1 FULL RANGE: 7	*Range: 1 to 7 in steps of 1*
	MESSAGE	SELECTOR 1 TIME-OUT: 5.0 s	*Range: 3.0 to 60.0 s in steps of 0.1*
	MESSAGE	SELECTOR 1 STEP-UP: Off	*Range: FlexLogic™ operand*
	MESSAGE	SELECTOR 1 STEP-UP MODE: Time-out	*Range: Time-out, Acknowledge*
	MESSAGE	SELECTOR 1 ACK: Off	*Range: FlexLogic™ operand*
	MESSAGE	SELECTOR 1 3BIT A0: Off	*Range: FlexLogic™ operand*
	MESSAGE	SELECTOR 1 3BIT A1: Off	*Range: FlexLogic™ operand*
	MESSAGE	SELECTOR 1 3BIT A2: Off	*Range: FlexLogic™ operand*
	MESSAGE	SELECTOR 1 3BIT MODE: Time-out	*Range: Time-out, Acknowledge*
	MESSAGE	SELECTOR 1 3BIT ACK: Off	*Range: FlexLogic™ operand*
	MESSAGE	SELECTOR 1 POWER-UP MODE: Restore	*Range: Restore, Synchronize, Synch/Restore*
	MESSAGE	SELECTOR 1 TARGETS: Self-reset	*Range: Self-reset, Latched, Disabled*
	MESSAGE	SELECTOR 1 EVENTS: Disabled	*Range: Disabled, Enabled*

The Selector Switch element is intended to replace a mechanical selector switch. Typical applications include setting group control or control of multiple logic sub-circuits in user-programmable logic.

The element provides for two control inputs. The step-up control allows stepping through selector position one step at a time with each pulse of the control input, such as a user-programmable pushbutton. The 3-bit control input allows setting the selector to the position defined by a 3-bit word.

The element allows pre-selecting a new position without applying it. The pre-selected position gets applied either after time-out or upon acknowledgement via separate inputs (user setting). The selector position is stored in non-volatile memory. Upon power-up, either the previous position is restored or the relay synchronizes to the current 3-bit word (user setting). Basic alarm functionality alerts the user under abnormal conditions; e.g. the 3-bit control input being out of range.

- **SELECTOR 1 FULL RANGE**: This setting defines the upper position of the selector. When stepping up through available positions of the selector, the upper position wraps up to the lower position (Position 1). When using a direct 3-bit control word for programming the selector to a desired position, the change would take place only if the control word is within the range of 1 to the **SELECTOR FULL RANGE**. If the control word is outside the range, an alarm is established by setting the SELECTOR ALARM FlexLogic™ operand for 3 seconds.
- **SELECTOR 1 TIME-OUT:** This setting defines the time-out period for the selector. This value is used by the relay in the following two ways. When the **SELECTOR STEP-UP MODE** is "Time-out", the setting specifies the required period of

inactivity of the control input after which the pre-selected position is automatically applied. When the **SELECTOR STEP-UP MODE** is "Acknowledge", the setting specifies the period of time for the acknowledging input to appear. The timer is re-started by any activity of the control input. The acknowledging input must come before the **SELECTOR 1 TIME-OUT** timer expires; otherwise, the change will not take place and an alarm will be set.

- **SELECTOR 1 STEP-UP**: This setting specifies a control input for the selector switch. The switch is shifted to a new position at each rising edge of this signal. The position changes incrementally, wrapping up from the last (**SELECTOR 1 FULL RANGE**) to the first (Position 1). Consecutive pulses of this control operand must not occur faster than every 50 ms. After each rising edge of the assigned operand, the time-out timer is restarted and the **SELECTOR SWITCH 1: POS Z CHNG INITIATED** target message is displayed, where ***Z*** the pre-selected position. The message is displayed for the time specified by the **FLASH MESSAGE TIME** setting. The pre-selected position is applied after the selector times out ("Time-out" mode), or when the acknowledging signal appears before the element times out ("Acknowledge" mode). When the new position is applied, the relay displays the **SELECTOR SWITCH 1: POSITION Z IN USE** message. Typically, a user-programmable pushbutton is configured as the stepping up control input.
- **SELECTOR 1 STEP-UP MODE**: This setting defines the selector mode of operation. When set to "Time-out", the selector will change its position after a pre-defined period of inactivity at the control input. The change is automatic and does not require any explicit confirmation of the intent to change the selector's position. When set to "Acknowledge", the selector will change its position only after the intent is confirmed through a separate acknowledging signal. If the acknowledging signal does not appear within a pre-defined period of time, the selector does not accept the change and an alarm is established by setting the SELECTOR STP ALARM output FlexLogic™ operand for 3 seconds.
- **SELECTOR 1 ACK**: This setting specifies an acknowledging input for the stepping up control input. The pre-selected position is applied on the rising edge of the assigned operand. This setting is active only under "Acknowledge" mode of operation. The acknowledging signal must appear within the time defined by the **SELECTOR 1 TIME-OUT** setting after the last activity of the control input. A user-programmable pushbutton is typically configured as the acknowledging input.
- **SELECTOR 1 3BIT A0, A1, and A2**: These settings specify a 3-bit control input of the selector. The 3-bit control word pre-selects the position using the following encoding convention:

A2	A1	A0	POSITION
0	0	0	rest
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

The "rest" position (0, 0, 0) does not generate an action and is intended for situations when the device generating the 3-bit control word is having a problem. When **SELECTOR 1 3BIT MODE** is "Time-out", the pre-selected position is applied in **SELECTOR 1 TIME-OUT** seconds after the last activity of the 3-bit input. When **SELECTOR 1 3BIT MODE** is "Acknowledge", the pre-selected position is applied on the rising edge of the **SELECTOR 1 3BIT ACK** acknowledging input.

The stepping up control input (**SELECTOR 1 STEP-UP**) and the 3-bit control inputs (**SELECTOR 1 3BIT A0** through **A2**) lock-out mutually: once the stepping up sequence is initiated, the 3-bit control input is inactive; once the 3-bit control sequence is initiated, the stepping up input is inactive.

- **SELECTOR 1 3BIT MODE**: This setting defines the selector mode of operation. When set to "Time-out", the selector changes its position after a pre-defined period of inactivity at the control input. The change is automatic and does not require explicit confirmation to change the selector position. When set to "Acknowledge", the selector changes its position only after confirmation via a separate acknowledging signal. If the acknowledging signal does not appear within a pre-defined period of time, the selector rejects the change and an alarm established by invoking the SELECTOR BIT ALARM FlexLogic™ operand for 3 seconds.
- **SELECTOR 1 3BIT ACK**: This setting specifies an acknowledging input for the 3-bit control input. The pre-selected position is applied on the rising edge of the assigned FlexLogic™ operand. This setting is active only under the "Acknowledge" mode of operation. The acknowledging signal must appear within the time defined by the **SELECTOR TIME-OUT** setting after the last activity of the 3-bit control inputs. Note that the stepping up control input and 3-bit control input have independent acknowledging signals (**SELECTOR 1 ACK** and **SELECTOR 1 3BIT ACK**, accordingly).

- **SELECTOR 1 POWER-UP MODE**: This setting specifies the element behavior on power up of the relay.

  When set to “Restore”, the last position of the selector (stored in the non-volatile memory) is restored after powering up the relay. If the position restored from memory is out of range, position 0 (no output operand selected) is applied and an alarm is set (SELECTOR 1 PWR ALARM).

  When set to “Synchronize” selector switch acts as follows. For two power cycles, the selector applies position 0 to the switch and activates SELECTOR 1 PWR ALARM. After two power cycles expire, the selector synchronizes to the position dictated by the 3-bit control input. This operation does not wait for time-out or the acknowledging input. When the synchronization attempt is unsuccessful (i.e., the 3-bit input is not available (0,0,0) or out of range) then the selector switch output is set to position 0 (no output operand selected) and an alarm is established (SELECTOR 1 PWR ALARM).

  The operation of “Synch/Restore” mode is similar to the “Synchronize” mode. The only difference is that after an unsuccessful synchronization attempt, the switch will attempt to restore the position stored in the relay memory. The “Synch/Restore” mode is useful for applications where the selector switch is employed to change the setting group in redundant (two relay) protection schemes.

- **SELECTOR 1 EVENTS**: If enabled, the following events are logged:

EVENT NAME	DESCRIPTION
SELECTOR 1 POS Z	Selector 1 changed its position to Z.
SELECTOR 1 STP ALARM	The selector position pre-selected via the stepping up control input has not been confirmed before the time out.
SELECTOR 1 BIT ALARM	The selector position pre-selected via the 3-bit control input has not been confirmed before the time out.

The following figures illustrate the operation of the Selector Switch. In these diagrams, “T” represents a time-out setting.



Figure 5–86: TIME-OUT MODE



Figure 5–87: ACKNOWLEDGE MODE

APPLICATION EXAMPLE

Consider an application where the selector switch is used to control Setting Groups 1 through 4 in the relay. The setting groups are to be controlled from both User-Programmable Pushbutton 1 and from an external device via Contact Inputs 1 through 3. The active setting group shall be available as an encoded 3-bit word to the external device and SCADA via output contacts 1 through 3. The pre-selected setting group shall be applied automatically after 5 seconds of inactivity of the control inputs. When the relay powers up, it should synchronize the setting group to the 3-bit control input.

Make the following changes to Setting Group Control in the **SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨ SETTING GROUPS** menu:

SETTING GROUPS FUNCTION: "Enabled"
SETTING GROUPS BLK: "Off"
GROUP 2 ACTIVATE ON: "SELECTOR 1 POS 2"
GROUP 3 ACTIVATE ON: "SELECTOR 1 POS 3"
GROUP 4 ACTIVATE ON: "SELECTOR 1 POS 4"
GROUP 5 ACTIVATE ON: "Off"
GROUP 6 ACTIVATE ON: "Off"

Make the following changes to Selector Switch element in the **SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨⇩ SELECTOR SWITCH ⇨ SELECTOR SWITCH 1** menu to assign control to User Programmable Pushbutton 1 and Contact Inputs 1 through 3:

SELECTOR 1 FUNCTION: "Enabled"
SELECTOR 1 FULL-RANGE: "4"
SELECTOR 1 STEP-UP MODE: "Time-out"
SELECTOR 1 TIME-OUT: "5.0 s"
SELECTOR 1 STEP-UP: "PUSHBUTTON 1 ON"
SELECTOR 1 ACK: "Off"
SELECTOR 1 3BIT A0: "CONT IP 1 ON"
SELECTOR 1 3BIT A1: "CONT IP 2 ON"
SELECTOR 1 3BIT A2: "CONT IP 3 ON"
SELECTOR 1 3BIT MODE: "Time-out"
SELECTOR 1 3BIT ACK: "Off"
SELECTOR 1 POWER-UP MODE: "Synchronize"

Now, assign the contact output operation (assume the H6E module) to the Selector Switch element by making the following changes in the **SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ CONTACT OUTPUTS** menu:

OUTPUT H1 OPERATE: "SELECTOR 1 BIT 0"
OUTPUT H2 OPERATE: "SELECTOR 1 BIT 1"
OUTPUT H3 OPERATE: "SELECTOR 1 BIT 2"

Finally, assign configure User-Programmable Pushbutton 1 by making the following changes in the **SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-PROGRAMMABLE PUSHBUTTONS ⇨ USER PUSHBUTTON 1** menu:

PUSHBUTTON 1 FUNCTION: "Self-reset"
PUSHBUTTON 1 DROP-OUT TIME: "0.10 s"

The logic for the selector switch is shown below:



Figure 5–88: SELECTOR SWITCH LOGIC

PATH: SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨⇩ SYNCHROCHECK ⇨ SYNCHROCHECK 1(2)

■ SYNCHROCHECK 1 ■		SYNCHK1 FUNCTION: Disabled	Range: Disabled, Enabled
	MESSAGE	SYNCHK1 BLOCK: Off	Range: FlexLogic™ operand
	MESSAGE	SYNCHK1 V1 SOURCE: SRC 1	Range: SRC 1, SRC 2
	MESSAGE	SYNCHK1 V2 SOURCE: SRC 2	Range: SRC 1, SRC 2
	MESSAGE	SYNCHK1 MAX VOLT DIFF: 10000 V	Range: 0 to 100000 V in steps of 1
	MESSAGE	SYNCHK1 MAX ANGLE DIFF: 30°	Range: 0 to 100° in steps of 1
	MESSAGE	SYNCHK1 MAX FREQ DIFF: 1.00 Hz	Range: 0.00 to 2.00 Hz in steps of 0.01
	MESSAGE	SYNCHK1 MAX FREQ HYSTERESIS: 0.06 Hz	Range: 0.00 to 0.10 Hz in steps of 0.01
	MESSAGE	SYNCHK1 DEAD SOURCE SELECT: LV1 and DV2	Range: None, LV1 and DV2, DV1 and LV2, DV1 or DV2, DV1 Xor DV2, DV1 and DV2
	MESSAGE	SYNCHK1 DEAD V1 MAX VOLT: 0.30 pu	Range: 0.00 to 1.25 pu in steps of 0.01
	MESSAGE	SYNCHK1 DEAD V2 MAX VOLT: 0.30 pu	Range: 0.00 to 1.25 pu in steps of 0.01
	MESSAGE	SYNCHK1 LIVE V1 MIN VOLT: 0.70 pu	Range: 0.00 to 1.25 pu in steps of 0.01
	MESSAGE	SYNCHK1 LIVE V2 MIN VOLT: 0.70 pu	Range: 0.00 to 1.25 pu in steps of 0.01
	MESSAGE	SYNCHK1 TARGET: Self-reset	Range: Self-reset, Latched, Disabled
	MESSAGE	SYNCHK1 EVENTS: Disabled	Range: Disabled, Enabled

The are two identical synchrocheck elements available, numbered 1 and 2.

The synchronism check function is intended for supervising the paralleling of two parts of a system which are to be joined by the closure of a circuit breaker. The synchrocheck elements are typically used at locations where the two parts of the system are interconnected through at least one other point in the system.

Synchrocheck verifies that the voltages (V1 and V2) on the two sides of the supervised circuit breaker are within set limits of magnitude, angle and frequency differences. The time that the two voltages remain within the admissible angle difference is determined by the setting of the phase angle difference $\Delta\Phi$ and the frequency difference ΔF (slip frequency). It can be defined as the time it would take the voltage phasor V1 or V2 to traverse an angle equal to $2 \times \Delta\Phi$ at a frequency equal to the frequency difference ΔF. This time can be calculated by:

$$T = \frac{1}{\frac{360^\circ}{2 \times \Delta\Phi} \times \Delta F} \quad \textbf{(EQ 5.22)}$$

where: $\Delta\Phi$ = phase angle difference in degrees; ΔF = frequency difference in Hz.

As an example; for the default values ($\Delta\Phi$ = 30°, ΔF = 0.1 Hz), the time while the angle between the two voltages will be less than the set value is:

$$T = \frac{1}{\frac{360^\circ}{2 \times \Delta\Phi} \times \Delta F} = \frac{1}{\frac{360^\circ}{2 \times 30^\circ} \times 0.1 \text{ Hz}} = 1.66 \text{ sec.} \quad \textbf{(EQ 5.23)}$$

If one or both sources are de-energized, the synchrocheck programming can allow for closing of the circuit breaker using undervoltage control to by-pass the synchrocheck measurements (Dead Source function).

- **SYNCHK1 V1 SOURCE**: This setting selects the source for voltage V1 (see NOTES below).
- **SYNCHK1 V2 SOURCE**: This setting selects the source for voltage V2, which must not be the same as used for the V1 (see NOTES below).
- **SYNCHK1 MAX VOLT DIFF**: This setting selects the maximum primary voltage difference in 'kV' between the two sources. A primary voltage magnitude difference between the two input voltages below this value is within the permissible limit for synchronism.
- **SYNCHK1 MAX ANGLE DIFF:** This setting selects the maximum angular difference in degrees between the two sources. An angular difference between the two input voltage phasors below this value is within the permissible limit for synchronism.
- **SYNCHK1 MAX FREQ DIFF:** This setting selects the maximum frequency difference in 'Hz' between the two sources. A frequency difference between the two input voltage systems below this value is within the permissible limit for synchronism.
- **SYNCHK1 MAX FREQ HYSTERESIS**: This setting specifies the required hysteresis for the maximum frequency difference condition. The condition becomes satisfied when the frequency difference becomes lower than **SYNCHK1 MAX FREQ DIFF**. Once the Synchrocheck element has operated, the frequency difference must increase above the **SYNCHK1 MAX FREQ DIFF** + **SYNCHK1 MAX FREQ HYSTERESIS** sum to drop out (assuming the other two conditions, voltage and angle, remain satisfied).
- **SYNCHK1 DEAD SOURCE SELECT:** This setting selects the combination of dead and live sources that will by-pass synchronism check function and permit the breaker to be closed when one or both of the two voltages (V1 or/and V2) are below the maximum voltage threshold. A dead or live source is declared by monitoring the voltage level. Six options are available:

None:	Dead Source function is disabled
LV1 and DV2:	Live V1 and Dead V2
DV1 and LV2:	Dead V1 and Live V2
DV1 or DV2:	Dead V1 or Dead V2
DV1 Xor DV2:	Dead V1 exclusive-or Dead V2 (one source is Dead and the other is Live)
DV1 and DV2:	Dead V1 and Dead V2

- **SYNCHK1 DEAD V1 MAX VOLT:** This setting establishes a maximum voltage magnitude for V1 in 1 'pu'. Below this magnitude, the V1 voltage input used for synchrocheck will be considered "Dead" or de-energized.
- **SYNCHK1 DEAD V2 MAX VOLT**: This setting establishes a maximum voltage magnitude for V2 in 'pu'. Below this magnitude, the V2 voltage input used for synchrocheck will be considered "Dead" or de-energized.
- **SYNCHK1 LIVE V1 MIN VOLT**: This setting establishes a minimum voltage magnitude for V1 in 'pu'. Above this magnitude, the V1 voltage input used for synchrocheck will be considered "Live" or energized.
- **SYNCHK1 LIVE V2 MIN VOLT**: This setting establishes a minimum voltage magnitude for V2 in 'pu'. Above this magnitude, the V2 voltage input used for synchrocheck will be considered "Live" or energized.

NOTES ON THE SYNCHROCHECK FUNCTION:

1. The selected Sources for synchrocheck inputs V1 and V2 (which must not be the same Source) may include both a three-phase and an auxiliary voltage. The relay will automatically select the specific voltages to be used by the synchrocheck element in accordance with the following table.

NO.	V1 OR V2 (SOURCE Y)	V2 OR V1 (SOURCE Z)	AUTO-SELECTED COMBINATION		AUTO-SELECTED VOLTAGE
			SOURCE Y	SOURCE Z	
1	Phase VTs and Auxiliary VT	Phase VTs and Auxiliary VT	Phase	Phase	VAB
2	Phase VTs and Auxiliary VT	Phase VT	Phase	Phase	VAB
3	Phase VT	Phase VT	Phase	Phase	VAB
4	Phase VT and Auxiliary VT	Auxiliary VT	Phase	Auxiliary	V auxiliary (as set for Source z)
5	Auxiliary VT	Auxiliary VT	Auxiliary	Auxiliary	V auxiliary (as set for selected sources)

The voltages V1 and V2 will be matched automatically so that the corresponding voltages from the two Sources will be used to measure conditions. A phase to phase voltage will be used if available in both sources; if one or both of the Sources have only an auxiliary voltage, this voltage will be used. For example, if an auxiliary voltage is programmed to VAG, the synchrocheck element will automatically select VAG from the other Source. If the comparison is required on a specific voltage, the user can externally connect that specific voltage to auxiliary voltage terminals and then use this "Auxiliary Voltage" to check the synchronism conditions.

If using a single CT/VT module with both phase voltages and an auxiliary voltage, ensure that only the auxiliary voltage is programmed in one of the Sources to be used for synchrocheck.

NOTE

Exception: Synchronism cannot be checked between Delta connected phase VTs and a Wye connected auxiliary voltage.

2. The relay measures frequency and Volts/Hz from an input on a given Source with priorities as established by the configuration of input channels to the Source. The relay will use the phase channel of a three-phase set of voltages if programmed as part of that Source. The relay will use the auxiliary voltage channel only if that channel is programmed as part of the Source and a three-phase set is not.



Figure 5–89: SYNCHROCHECK SCHEME LOGIC

PATH: SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨⇩ DIGITAL ELEMENTS ⇨ DIGITAL ELEMENT 1(16)

■ DIGITAL ELEMENT 1 ■		DIGITAL ELEMENT 1 FUNCTION: Disabled	*Range: Disabled, Enabled*
	MESSAGE	DIG ELEM 1 NAME: Dig Element 1	*Range: 16 alphanumeric characters*
	MESSAGE	DIG ELEM 1 INPUT: Off	*Range: FlexLogic™ operand*
	MESSAGE	DIG ELEM 1 PICKUP DELAY: 0.000 s	*Range: 0.000 to 999999.999 s in steps of 0.001*
	MESSAGE	DIG ELEM 1 RESET DELAY: 0.000 s	*Range: 0.000 to 999999.999 s in steps of 0.001*
	MESSAGE	DIG ELEM 1 BLOCK: Off	*Range: FlexLogic™ operand*
	MESSAGE	DIGITAL ELEMENT 1 TARGET: Self-reset	*Range: Self-reset, Latched, Disabled*
	MESSAGE	DIGITAL ELEMENT 1 EVENTS: Disabled	*Range: Disabled, Enabled*

There are 16 identical Digital Elements available, numbered 1 to 16. A Digital Element can monitor any FlexLogic™ operand and present a target message and/or enable events recording depending on the output operand state. The digital element settings include a 'name' which will be referenced in any target message, a blocking input from any selected FlexLogic™ operand, and a timer for pickup and reset delays for the output operand.

- **DIGITAL ELEMENT 1 INPUT:** Selects a FlexLogic™ operand to be monitored by the Digital Element.
- **DIGITAL ELEMENT 1 PICKUP DELAY:** Sets the time delay to pickup. If a pickup delay is not required, set to "0".
- **DIGITAL ELEMENT 1 RESET DELAY:** Sets the time delay to reset. If a reset delay is not required, set to "0".



Figure 5–90: DIGITAL ELEMENT SCHEME LOGIC

CIRCUIT MONITORING APPLICATIONS:

Some versions of the digital input modules include an active Voltage Monitor circuit connected across Form-A contacts. The Voltage Monitor circuit limits the trickle current through the output circuit (see Technical Specifications for Form-A).

As long as the current through the Voltage Monitor is above a threshold (see Technical Specifications for Form-A), the FlexLogic™ operand "Cont Op # VOn" will be set. (# represents the output contact number). If the output circuit has a high resistance or the DC current is interrupted, the trickle current will drop below the threshold and the FlexLogic™ operand "Cont Op # VOff" will be set. Consequently, the state of these operands can be used as indicators of the integrity of the circuits in which Form-A contacts are inserted.

EXAMPLE 1: BREAKER TRIP CIRCUIT INTEGRITY MONITORING

In many applications it is desired to monitor the breaker trip circuit integrity so problems can be detected before a trip operation is required. The circuit is considered to be healthy when the Voltage Monitor connected across the trip output contact detects a low level of current, well below the operating current of the breaker trip coil. If the circuit presents a high resistance, the trickle current will fall below the monitor threshold and an alarm would be declared.

In most breaker control circuits, the trip coil is connected in series with a breaker auxiliary contact which is open when the breaker is open (see diagram below). To prevent unwanted alarms in this situation, the trip circuit monitoring logic must include the breaker position.



Figure 5–91: TRIP CIRCUIT EXAMPLE 1

Assume the output contact H1 is a trip contact. Using the contact output settings, this output will be given an ID name, e.g. “Cont Op 1". Assume a 52a breaker auxiliary contact is connected to contact input H7a to monitor breaker status. Using the contact input settings, this input will be given an ID name, e.g. “Cont Ip 1" and will be set “ON” when the breaker is closed. Using Digital Element 1 to monitor the breaker trip circuit, the settings will be:

■ DIGITAL ELEMENT 1 ■		DIGITAL ELEMENT 1 FUNCTION: Enabled
	MESSAGE	DIG ELEM 1 NAME: Bkr Trip Cct Out
	MESSAGE	DIG ELEM 1 INPUT: Cont Op 1 VOff
	MESSAGE	DIG ELEM 1 PICKUP DELAY: 0.200 s
	MESSAGE	DIG ELEM 1 RESET DELAY: 0.100 s
	MESSAGE	DIG ELEM 1 BLOCK: Cont Ip 1 Off
	MESSAGE	DIGITAL ELEMENT 1 TARGET: Self-reset
	MESSAGE	DIGITAL ELEMENT 1 EVENTS: Enabled

NOTE

The PICKUP DELAY setting should be greater than the operating time of the breaker to avoid nuisance alarms.

EXAMPLE 2: BREAKER TRIP CIRCUIT INTEGRITY MONITORING

If it is required to monitor the trip circuit continuously, independent of the breaker position (open or closed), a method to maintain the monitoring current flow through the trip circuit when the breaker is open must be provided (as shown in the figure below). This can be achieved by connecting a suitable resistor (see figure below) across the auxiliary contact in the trip circuit. In this case, it is not required to supervise the monitoring circuit with the breaker position – the **BLOCK** setting is selected to "Off". In this case, the settings will be:





Table 5–19: VALUES OF RESISTOR 'R'

POWER SUPPLY (V DC)	RESISTANCE (OHMS)	POWER (WATTS)
24	1000	2
30	5000	2
48	10000	2
110	25000	5
125	25000	5
250	50000	5

Figure 5–92: TRIP CIRCUIT EXAMPLE 2

PATH: SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨⇩ DIGITAL COUNTERS ⇨ COUNTER 1(8)



There are 8 identical digital counters, numbered from 1 to 8. A digital counter counts the number of state transitions from Logic 0 to Logic 1. The counter is used to count operations such as the pickups of an element, the changes of state of an external contact (e.g. breaker auxiliary switch), or pulses from a watt-hour meter.

- **COUNTER 1 UNITS:** Assigns a label to identify the unit of measure pertaining to the digital transitions to be counted. The units label will appear in the corresponding Actual Values status.
- **COUNTER 1 PRESET:** Sets the count to a required preset value before counting operations begin, as in the case where a substitute relay is to be installed in place of an in-service relay, or while the counter is running.
- **COUNTER 1 COMPARE:** Sets the value to which the accumulated count value is compared. Three FlexLogic™ output operands are provided to indicate if the present value is 'more than (HI)', 'equal to (EQL)', or 'less than (LO)' the set value.
- **COUNTER 1 UP:** Selects the FlexLogic™ operand for incrementing the counter. If an enabled UP input is received when the accumulated value is at the limit of +2,147,483,647 counts, the counter will rollover to –2,147,483,648.
- **COUNTER 1 DOWN:** Selects the FlexLogic™ operand for decrementing the counter. If an enabled DOWN input is received when the accumulated value is at the limit of –2,147,483,648 counts, the counter will rollover to +2,147,483,647.
- **COUNTER 1 BLOCK:** Selects the FlexLogic™ operand for blocking the counting operation. All counter operands are blocked.

- **CNT1 SET TO PRESET:** Selects the FlexLogic™ operand used to set the count to the preset value. The counter will be set to the preset value in the following situations:

  1. When the counter is enabled and the **CNT1 SET TO PRESET** operand has the value 1 (when the counter is enabled and **CNT1 SET TO PRESET** operand is 0, the counter will be set to 0).
  2. When the counter is running and the **CNT1 SET TO PRESET** operand changes the state from 0 to 1 (**CNT1 SET TO PRESET** changing from 1 to 0 while the counter is running has no effect on the count).
  3. When a reset or reset/freeze command is sent to the counter and the **CNT1 SET TO PRESET** operand has the value 1 (when a reset or reset/freeze command is sent to the counter and the **CNT1 SET TO PRESET** operand has the value 0, the counter will be set to 0).

- **COUNTER 1 RESET:** Selects the FlexLogic™ operand for setting the count to either "0" or the preset value depending on the state of the **CNT1 SET TO PRESET** operand.
- **COUNTER 1 FREEZE/RESET:** Selects the FlexLogic™ operand for capturing (freezing) the accumulated count value into a separate register with the date and time of the operation, and resetting the count to "0".
- **COUNTER 1 FREEZE/COUNT:** Selects the FlexLogic™ operand for capturing (freezing) the accumulated count value into a separate register with the date and time of the operation, and continuing counting. The present accumulated value and captured frozen value with the associated date/time stamp are available as actual values. If control power is interrupted, the accumulated and frozen values are saved into non-volatile memory during the power down operation.



Figure 5–93: DIGITAL COUNTER SCHEME LOGIC

a) MAIN MENU

PATH: SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨⇩ MONITORING ELEMENTS

■ MONITORING ■ ELEMENTS		■ BREAKER 1 ■ ARCING CURRENT	See below.
	MESSAGE	■ BREAKER 2 ■ ARCING CURRENT	See below.
	MESSAGE	■ CONTINUOUS MONITOR ■	See page 5–160.
	MESSAGE	■ CT FAILURE ■ DETECTOR	See page 5–161.
	MESSAGE	■ VT FUSE FAILURE 1 ■	See page 5–163.
	MESSAGE	■ VT FUSE FAILURE 2 ■	See page 5–163.

b) BREAKER ARCING CURRENT

PATH: SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨⇩ MONITORING ELEMENTS ⇨ BREAKER 1(2) ARCING CURRENT

■ BREAKER 1 ■ ARCING CURRENT		BKR 1 ARC AMP FUNCTION: Disabled	*Range: Disabled, Enabled*
	MESSAGE	BKR 1 ARC AMP SOURCE: SRC 1	*Range: SRC 1, SRC 2*
	MESSAGE	BKR 1 ARC AMP INIT: Off	*Range: FlexLogic™ operand*
	MESSAGE	BKR 1 ARC AMP DELAY: 0.000 s	*Range: 0.000 to 65.535 s in steps of 0.001*
	MESSAGE	BKR 1 ARC AMP LIMIT: 1000 kA2-cyc	*Range: 0 to 50000 kA^2-cycle in steps of 1*
	MESSAGE	BKR 1 ARC AMP BLOCK: Off	*Range: FlexLogic™ operand*
	MESSAGE	BKR 1 ARC AMP TARGET: Self-reset	*Range: Self-reset, Latched, Disabled*
	MESSAGE	BKR 1 ARC AMP EVENTS: Disabled	*Range: Disabled, Enabled*

There are 2 identical Breaker Arcing Current features available for Breakers 1 and 2. This element calculates an estimate of the per-phase wear on the breaker contacts by measuring and integrating the current squared passing through the breaker contacts as an arc. These per-phase values are added to accumulated totals for each phase and compared to a programmed threshold value. When the threshold is exceeded in any phase, the relay can set an output operand to “1”. The accumulated value for each phase can be displayed as an actual value.

The operation of the scheme is shown in the following logic diagram. The same output operand that is selected to operate the output relay used to trip the breaker, indicating a tripping sequence has begun, is used to initiate this feature. A time delay is introduced between initiation and the starting of integration to prevent integration of current flow through the breaker before the contacts have parted. This interval includes the operating time of the output relay, any other auxiliary relays and the breaker mechanism. For maximum measurement accuracy, the interval between change-of-state of the operand (from 0 to 1) and contact separation should be measured for the specific installation. Integration of the measured current continues for 100 ms, which is expected to include the total arcing period.

- **BKR 1(2) ARC AMP INIT:** Selects the same output operand that is selected to operate the output relay used to trip the breaker.
- **BKR 1(2) ARC AMP DELAY:** This setting is used to program the delay interval between the time the tripping sequence is initiated and the time the breaker contacts are expected to part, starting the integration of the measured current.
- **BKR 1(2) ARC AMP LIMIT:** Selects the threshold value above which the output operand is set.



Figure 5–94: ARCING CURRENT MEASUREMENT



Figure 5–95: BREAKER ARCING CURRENT SCHEME LOGIC

c) CONTINUOUS MONITOR

PATH: SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨⇩ MONITORING ELEMENTS ⇨⇩ CONTINUOUS MONITOR

■ CONTINUOUS MONITOR ■	CONT MONITOR FUNCTION: Disabled	*Range: Disabled, Enabled*
MESSAGE	CONT MONITOR I-OP: Off	*Range: FlexLogic™ operand, Any Current Element(s) OP*
MESSAGE	CONT MONITOR I-SUPV: Off	*Range: FlexLogic™ operand, To supervise current logic, use 50DD OP*
MESSAGE	CONT MONITOR V-OP: Off	*Range: FlexLogic™ operand, Any Voltage Element(s) OP*
MESSAGE	CONT MONITOR V-SUPV: Off	*Range: FlexLogic™ operand. To supervise voltage logic, use VT FUSE FAIL OP*
MESSAGE	CONT MONITOR TARGET: Self-reset	*Range: Self-reset, Latched, Disabled*
MESSAGE	CONT MONITOR EVENTS: Disabled	*Range: Disabled, Enabled*

The Continuous Monitor logic is intended to detect the operation of any tripping element that has operated under normal load conditions; that is, when the DD disturbance detector has not operated. Because all tripping is supervised by the DD function, no trip will be issued under these conditions. This could occur when an element is incorrectly set so that it may misoperate under load. The Continuous Monitor can detect this state and issue an alarm and/or block the tripping of the relay.



Figure 5–96: CONTINUOUS MONITOR SCHEME LOGIC

d) CT FAILURE DETECTOR

PATH: SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨⇩ MONITORING ELEMENTS ⇨⇩ CT FAILURE DETECTOR

■ CT FAILURE ■ DETECTOR		CT FAIL FUNCTION: Disabled	Range: Disabled, Enabled
	MESSAGE	CT FAIL BLOCK: Off	Range: FlexLogic™ operand
	MESSAGE	CT FAIL 3I0 INPUT 1: SRC 1	Range: SRC 1, SRC 2
	MESSAGE	CT FAIL 3I0 INPUT 1 PKP: 0.2 pu	Range: 0.0 to 2.0 pu in steps of 0.1
	MESSAGE	CT FAIL 3I0 INPUT 2: SRC 2	Range: SRC 1, SRC 2
	MESSAGE	CT FAIL 3I0 INPUT 2 PKP: 0.2 pu	Range: 0.0 to 2.0 pu in steps of 0.1
	MESSAGE	CT FAIL 3V0 INPUT: SRC 1	Range: SRC 1, SRC 2
	MESSAGE	CT FAIL 3V0 INPUT PKP: 0.2 pu	Range: 0.0 to 2.0 pu in steps of 0.1
	MESSAGE	CT FAIL PICKUP DELAY: 1.000 s	Range: 0.000 to 65.535 s in steps of 0.001
	MESSAGE	CT FAIL TARGET: Self-reset	Range: Self-reset, Latched, Disabled
	MESSAGE	CT FAIL EVENTS: Disabled	Range: Disabled, Enabled

The CT Failure function is designed to detect problems with the system current transformers used to supply current to the relay. This logic detects the presence of a zero sequence current at the supervised source of current without a simultaneous zero-sequence current at another source, zero-sequence voltage or some protection element condition.

The CT Failure logic (see figure below) is based on the presence of the zero sequence current in the supervised CT source and absence of one of three or all three conditions as follows:

1. Zero sequence current at different source current (may be different set of CTs or different CT core of the same CT).
2. Zero sequence voltage at the assigned source.
3. Appropriate protection element or remote signal.

The CT Failure settings are described below.

- **CT FAIL FUNCTION:** This setting is used to Enable/Disable operation of the element.
- **CT FAIL BLOCK:** This setting is used to select a FlexLogic™ operand that blocks operation of the element during some conditions (i.e. open pole in process of the single pole tripping-reclosing) when CT Fail should be blocked. Remote signals representing operation of some remote current protection elements via communication channel or local ones can be chosen as well.
- **CT FAIL 3I0 INPUT 1:** This setting is used to select the source for the current for Input 1. Most important protection element of the relay should be assigned to the same source.
- **CT FAIL 3I0 INPUT 1 PICKUP:** This setting is used to select the pickup value for 3I_0 for Input 1 (main supervised CT source) of the relay.
- **CT FAIL 3I0 INPUT 2**: This setting is used to select the source for the current for Input 2. Input 2 should use different set of CTs or different CT core of the same CT. Against absence at Input 2 CT source (if exists), 3I_0 current logic is built.

- **CT FAIL 3I0 INPUT 2 PICKUP**: This setting is used to select the pickup value for 3I_0 for the Input 2 (different CT input) of the relay.
- **CT FAIL 3V0 INPUT:** This setting is used to select the source for the voltage.
- **CT FAIL 3V0 INPUT PICKUP:** This setting is used to select the pickup value for 3V_0 source.
- **CT FAIL PICKUP DELAY:** This setting is used to select the pickup delay of the element.



Figure 5–97: CT FAILURE DETECTOR SCHEME LOGIC

e) VT FUSE FAILURE

PATH: SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨⇩ MONITORING ELEMENTS ⇨⇩ VT FUSE FAILURE 1(2)

```
■ VT FUSE FAILURE 1
■
```

⇔

```
VT FUSE FAILURE
FUNCTION: Disabled
```

Range: Disabled, Enabled

Every signal source includes a fuse failure scheme.

The VT fuse failure detector can be used to raise an alarm and/or block elements that may operate incorrectly for a full or partial loss of AC potential caused by one or more blown fuses. Some elements that might be blocked (via the BLOCK input) are distance, voltage restrained overcurrent, and directional current.

There are two classes of fuse failure that may occur:

Class A: Loss of one or two phases.
Class B: Loss of all three phases.

Different means of detection are required for each class. An indication of Class A failures is a significant level of negative sequence voltage, whereas an indication of Class B failures is when positive sequence current is present and there is an insignificant amount of positive sequence voltage. These noted indications of fuse failure could also be present when faults are present on the system, so a means of detecting faults and inhibiting fuse failure declarations during these events is provided. Once the fuse failure condition is declared, it will be sealed-in until the cause that generated it disappears.

An additional condition is introduced to inhibit a fuse failure declaration when the monitored circuit is de-energized; positive sequence voltage and current are both below threshold levels.

The **VT FUSE FAILURE FUNCTION** setting enables/disables the fuse failure feature for each source.



Figure 5–98: VT FUSE FAIL SCHEME LOGIC

a) PERMISSIVE OVER-REACHING TRANSFER TRIP (POTT)

PATH: SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨⇩ PILOT SCHEMES ⇨⇩ POTT SCHEME



This scheme is intended for two-terminal line applications only. It uses an over-reaching Zone 2 distance element to essentially compare the direction to a fault at both the ends of the line. Ground directional overcurrent functions available in the relay can be used in conjunction with the Zone 2 distance element to key the scheme and initiate its operation. This provides increased coverage for high-resistance faults.

For proper scheme operation, the Zone 2 phase and ground distance elements must be enabled, configured, and set per the rules of distance relaying. The Line Pickup element should be enabled, configured and set properly to detect line-end-open/weak-infeed conditions. If used by this scheme, the selected ground directional overcurrent function(s) must be enabled, configured, and set accordingly.

- **POTT PERMISSIVE ECHO:** If set to "Enabled" this setting will result in sending a permissive echo signal to the remote end. The permissive signal is echoed back upon receiving a reliable POTT RX signal from the remote end while the line-end-open condition is identified by the Line Pickup logic. The Permissive Echo is programmed as a one-shot logic. The echo is sent only once and then the echo logic locks out for a settable period of time (**ECHO LOCKOUT** setting). The duration of the echo pulse does not depend on the duration or shape of the received POTT RX signal but is settable as **ECHO DURATION**.
- **POTT RX PICKUP DELAY:** This setting enables the relay to cope with spurious receive signals. The delay should be set longer than the longest spurious TX signal that can occur simultaneously with the zone 2 pickup. The selected delay will increase the response time of the scheme.
- **TRANS BLOCK PICKUP DELAY:** This setting defines a transient blocking mechanism embedded in the POTT scheme for coping with the exposure of a ground directional overcurrent function (if used) to current reversal conditions. The transient blocking mechanism applies to the ground overcurrent path only as the reach settings for the zone 2 distance functions is not expected to be long for two-terminal applications, and the security of the distance functions is not endangered by the current reversal conditions. Upon receiving the POTT RX signal, the transient blocking mechanism allows the RX signal to be passed and aligned with the **GND DIR O/C FWD** indication only for a period of time

defined as **TRANS BLOCK PICKUP DELAY**. After that the ground directional overcurrent path will be virtually disabled for a period of time specified as **TRANS BLOCK RESET DELAY**.

The **TRANS BLOCK PICKUP DELAY** should be long enough to give the selected ground directional overcurrent function time to operate, but not longer than the fastest possible operation time of the protection system that can create current reversal conditions within the reach of the selected ground directional overcurrent function. This setting should take into account the **POTT RX PICKUP DELAY**. The POTT RX signal is shaped for aligning with the ground directional indication as follows: the original RX signal is delayed by the **POTT RX PICKUP DELAY**, then terminated at **TRANS BLOCK PICKUP DELAY** after the pickup of the original POTT TX signal, and eventually, locked-out for **TRANS BLOCK RESET DELAY**.

- **TRANS BLOCK RESET DELAY:** This setting defines a transient blocking mechanism embedded in the POTT scheme for coping with the exposure of a ground directional overcurrent function (if used) to current reversal conditions (see also the **TRANS BLOCK PICKUP DELAY**). This delay should be selected long enough to cope with transient conditions including not only current reversals but also spurious negative- and zero-sequence currents occurring during breaker operations. The breaker failure time of the surrounding protection systems within the reach of the ground directional function used by the POTT scheme may be considered to make sure that the ground directional function is not jeopardized during delayed breaker operations.
- **ECHO DURATION:** This setting defines the guaranteed and exact duration of the echo pulse. The duration does not depend on the duration and shape of the received POTT RX signal. This setting enables the relay to avoid a permanent lock-up of the transmit/receive loop.
- **ECHO LOCKOUT:** This setting defines the lockout period for the echo logic after sending the echo pulse.
- **LINE END OPEN PICKUP DELAY:** This setting defines the pickup setting for validation of the line end open conditions as detected by the Line Pickup logic through the LINE PICKUP LEO PKP FlexLogic™ operand. The validated line end open condition is a requirement for the POTT scheme to return a received echo signal (if the ECHO feature is enabled). The value of this setting should take into account the principle of operation and settings of the LINE PICKUP element.
- **POTT SEAL-IN DELAY:** The output FlexLogic™ operand (POTT OP) is produced according to the POTT scheme logic. A seal-in time delay is applied to this operand for coping with noisy communication channels. The POTT SEAL-IN DELAY defines a minimum guaranteed duration of the POTT OP pulse.
- **GND DIR O/C FWD:** This setting defines the FlexLogic™ operand (if any) of a protection element used in addition to Zone 2 for identifying faults on the protected line, and thus, for keying the communication channel and initiating operation of the scheme. Good directional integrity is the key requirement for an over-reaching forward-looking protection element used as **GND DIR O/C FWD**. Even though any FlexLogic™ operand could be used as **GND DIR O/C FWD** allowing the user to combine responses of various protection elements, or to apply extra conditions through FlexLogic™ equations, this extra signal is primarily meant to be the output operand from either the Negative-Sequence Directional IOC or Neutral Directional IOC. Both of these elements have separate forward (FWD) and reverse (REV) output operands. The forward indication should be used (**NEG SEQ DIR OC1 FWD** or **NEUTRAL DIR OC1 FWD**).
- **POTT RX:** This setting enables the user to select the FlexLogic™ operand that represents the receive signal (RX) for the scheme. Typically an input contact interfacing with a signaling system is used. Other choices include Remote Inputs and FlexLogic™ equations. The POTT transmit signal (TX) should be appropriately interfaced with the signaling system by assigning the output FlexLogic™ operand (POTT TX) to an output contact. The Remote Output mechanism is another choice.

  The output operand from the scheme (POTT OP) must be configured to interface with other relay functions, output contacts in particular, in order to make the scheme fully operational. Typically, the output operand should be programmed to initiate a trip, breaker fail, and autoreclose, and drive a user-programmable LED as per user application.



Figure 5–99: POTT SCHEME LOGIC

PATH: SETTINGS ⇨⇩ CONTROL ELEMENTS ⇨⇩ AUTORECLOSE ⇨ AUTORECLOSE





The autoreclose scheme is intended for use on transmission lines with circuit breakers operated in both the single pole and three pole modes, in one or two breaker arrangements. The autoreclose scheme provides four programs with different operating cycles, depending on the fault type. Each of the four programs can be set to trigger up to two reclosing attempts. The second attempt always performs three pole reclosing and has an independent dead time delay.

When used in two breaker applications, the reclosing sequence is selectable. The reclose signal can be sent to one selected breaker only, to both breakers simultaneously or to both breakers in sequence (one breaker first and then, after a delay to check that the reclose was successful, to the second breaker). When reclosing in sequence, the first breaker should reclose with either the 1-Pole or 3-Pole dead time according to the fault type and reclose mode; the second breaker should follow the successful reclosure of the first breaker. When reclosing simultaneously, for the first shot both breakers should reclose with either the 1-Pole or 3-Pole dead time, according to the fault type and the reclose mode.

The signal used to initiate the autoreclose scheme is the trip output from protection. This signal can be single pole tripping for single phase faults and three phase tripping for multiphase faults. The autoreclose scheme has five operating states, defined below.

STATE	CHARACTERISTICS
Enabled	Scheme is permitted to operate
Disabled	Scheme is not permitted to operate
Reset	Scheme is permitted to operate and shot count is reset to 0
Reclose In Progress	Scheme has been initiated but the reclose cycle is not finished (successful or not)
Lockout	Scheme is not permitted to operate until reset received

AR PROGRAMS:

The autorecloser provides four programs that can cause one or two reclose attempts (shots). The second reclose will always be three pole. If the maximum number of shots selected is "1" (only one reclose attempt) and the fault is persistent, after the first reclose the scheme will go to Lockout upon another Initiate signal.

For the 3-pole reclose programs (modes 3 and 4), an AR FORCE 3-P FlexLogic™ operand is set. This operand can be used in connection with the tripping logic to cause a three-pole trip for single-phase faults.

Table 5–20: AUTORECLOSE PROGRAMS

MODE	AR MODE	FIRST SHOT		SECOND SHOT	
		SINGLE-PHASE FAULT	MULTI-PHASE FAULT	SINGLE-PHASE FAULT	MULTI-PHASE FAULT
1	1 & 3 POLE	1 POLE	3 POLE	3 POLE or Lockout	3 POLE or Lockout
2	1 POLE	1 POLE	LO	3 POLE or Lockout	3 POLE or Lockout
3	3 POLE-A	3 POLE	LO	3 POLE or Lockout	Lockout
4	3 POLE-B	3 POLE	3 POLE	3 POLE or Lockout	3 POLE or Lockout

- *Mode 1, 1 & 3 Pole*: When in this mode the autorecloser starts the **AR 1-P DEAD TIME** timer for the first shot if the autoreclose is single-phase initiated, the **AR 3-P DEAD TIME 1** timer if the autoreclose is three-phase initiated, and the **AR 3-P DEAD TIME 2** timer if the autoreclose is three-phase time delay initiated. If two shots are enabled, the second shot is always three-phase and the **AR 3-P DEAD TIME 2** timer is started.
- *Mode 2, 1 Pole*: When in this mode the autorecloser starts the **AR 1-P DEAD TIME** for the first shot if the fault is single phase. If the fault is three-phase **or a three-pole trip on the breaker occurred during the single-pole initiation**, the scheme goes to lockout without reclosing. If two shots are enabled, the second shot is always three-pole and starts **AR 3-P DEAD TIME 2**.
- *Mode 3, 3 Pole-A:* When in this mode the autorecloser is initiated only for single phase faults, although the trip is three pole. The autorecloser uses the **AR 3-P DEAD TIME 1** for the first shot if the fault is single phase. If the fault is multi phase the scheme will go to Lockout without reclosing. If two shots are enabled, the second shot is always three-phase and starts **AR 3-P DEAD TIME 2**.
- *Mode 4, 3 Pole-B*: When in this mode the autorecloser is initiated for any type of fault and starts the **AR 3-P DEAD TIME 1** for the first shot. If the initiating signal is **AR 3P TD INIT** the scheme starts **AR 3-P DEAD TIME 2** for the first shot. If two shots are enabled, the second shot is always three-phase and starts **AR 3-P DEAD TIME 2**.

BASIC RECLOSING OPERATION:

Reclosing operation is determined primarily by the **AR MODE** and **AR BKR SEQUENCE** settings. The reclosing sequences are started by the initiate inputs. A reclose initiate signal will send the scheme into the Reclose In Progress (RIP) state, asserting the "AR RIP" operand. The scheme is latched into the RIP state and resets only when an "AR CLS BKR 1" (autoreclose breaker 1) or "AR CLS BKR 2" (autoreclose breaker 2) operand is generated or the scheme goes to the Lockout state.

The dead time for the initial reclose operation will be determined by either the **AR 1-P DEAD TIME**, **AR 3-P DEAD TIME 1**, or **AR 3-P DEAD TIME 2** setting, depending on the fault type and the mode selected. After the dead time interval the scheme will assert the "AR CLOSE BKR 1" or "AR CLOSE BKR 2" operands, as determined by the sequence selected. These operands are latched until the breaker closes or the scheme goes to Reset or Lockout.

There are three initiate programs: single pole initiate, three pole initiate and three pole, time delay initiate. Any of these reclose initiate signals will start the reclose cycle and set the "Reclose in progress" (AR RIP) operand. The reclose in progress operand is sealed-in until the Lockout or Reset signal appears.

The three-pole initiate and three-pole time delay initiate signals are latched until the "Close Bkr1 or Bkr2" or Lockout or Reset signal appears.

AR PAUSE:

The pause input offers the possibility of freezing the autoreclose cycle until the pause signal disappears. This may be done when a trip occurs and simultaneously or previously, some conditions are detected such as out-of step or loss of guard frequency, or a remote transfer trip signal is received. The pause signal blocks all three dead timers. When the “pause” signal disappears the autoreclose cycle is resumed by initiating the **AR 3-P DEAD TIME 2**.

This feature can be also used when a transformer is tapped from the protected line and a reclose is not desirable until the transformer is removed from the line. In this case, the reclose scheme is “paused” until the transformer is disconnected. The **AR PAUSE** input will force a three-pole trip through the **3-P DEADTIME 2** path.

EVOLVING FAULTS:

1.25 cycles after the single pole dead time has been initiated, the AR FORCE 3P TRIP operand is set and it will be reset only when the scheme is reset or goes to Lockout. This will ensure that when a fault on one phase evolves to include another phase during the single pole dead time of the auto-recloser the scheme will force a 3 pole trip and reclose.

RECLOSING SCHEME OPERATION FOR ONE BREAKER:

- **Permanent Fault**: Consider Mode 1, which calls for 1-Pole or 3-Pole Time Delay 1 for the first reclosure and 3-Pole Time Delay 2 for the second reclosure, and assume a permanent fault on the line. Also assume the scheme is in the Reset state. For the first single-phase fault the **AR 1-P DEAD TIME** timer will be started, while for the first multi-phase fault the **AR 3-P DEAD TIME 1** timer will be started. If the **AR 3P TD INIT** signal is high, the **AR 3-P DEAD TIME 2** will be started for the first shot.

  If **AR MAX NO OF SHOTS** is set to “1”, upon the first reclose the shot counter is set to 1. Upon reclosing, the fault is again detected by protection and reclose is initiated. The breaker is tripped three-pole through the AR SHOT COUNT >0 operand that will set the AR FORCE 3P operand. Because the shot counter has reached the maximum number of shots permitted the scheme is sent to the Lockout state.

  If **AR MAX NO OF SHOTS** is set to “2”, upon the first reclose the shot counter is set to 1. Upon reclosing, the fault is again detected by protection and reclose is initiated. The breaker is tripped three-pole through the AR SHOT COUNT >0 operand that will set the AR FORCE 3P operand. After the second reclose the shot counter is set to 2. Upon reclosing, the fault is again detected by protection, the breaker is tripped three-pole, and reclose is initiated again. Because the shot counter has reached the maximum number of shots permitted the scheme is sent to the lockout state.

- **Transient Fault**: When a reclose output signal is sent to close the breaker the reset timer is started. If the reclosure sequence is successful (there is no initiating signal and the breaker is closed) the reset timer will time out returning the scheme to the reset state with the shot counter set to "0" making it ready for a new reclose cycle.

RECLOSING SCHEME OPERATION FOR TWO BREAKERS:

- **Permanent Fault**: The general method of operation is the same as that outlined for the one breaker applications except for the following description, which assumes **AR BKR SEQUENCE** is “1-2” (reclose Breaker 1 before Breaker 2) The signal output from the dead time timers passes through the breaker selection logic to initiate reclosing of Breaker 1. The Close Breaker 1 signal will initiate the Transfer Timer. After the reclose of the first breaker the fault is again detected by the protection, the breaker is tripped three pole and the autoreclose scheme is initiated. The Initiate signal will stop the transfer timer. After the 3-P dead time times out the Close Breaker 1 signal will close first breaker again and will start the transfer timer. Since the fault is permanent the protection will trip again initiating the autoreclose scheme that will be sent to Lockout by the SHOT COUNT = MAX signal.

- **Transient Fault**: When the first reclose output signal is sent to close Breaker 1, the reset timer is started. The close Breaker 1 signal initiates the transfer timer that times out and sends the close signal to the second breaker. If the reclosure sequence is successful (both breakers closed and there is no initiating signal) the reset timer will time out, returning the scheme to the reset state with the shot counter set to 0. The scheme will be ready for a new reclose cycle.

AR BKR1(2) RECLS FAIL:

If the selected sequence is “1–2” or “2–1” and after the first or second reclose attempt the breaker fails to close, there are two options. If the **AR BKR 1(2) FAIL OPTION** is set to “Lockout”, the scheme will go to lockout state. If the **AR BKR 1(2) FAIL OPTION** is set to “Continue”, the reclose process will continue with Breaker 2. At the same time the shot counter will be decreased (since the closing process was not completed).

SCHEME RESET AFTER RECLOSURE:

When a reclose output signal is sent to close either breaker 1 or 2 the reset timer is started. If the reclosure sequence is successful (there is no initiating signal and the breakers are closed) the reset timer will time out, returning the scheme to the reset state, with the shot counter set to 0, making it ready for a new reclose cycle.

In two breaker schemes, if one breaker is in the Out of Service state and the other is closed at the end of the reset time, the scheme will also reset. If at the end of the reset time at least one breaker, which is not in the Out of Service state, is open the scheme will be sent to Lockout.

The reset timer is stopped if the reclosure sequence is not successful: an initiating signal present or the scheme is in Lockout state. The reset timer is also stopped if the breaker is manually closed or the scheme is otherwise reset from lockout.

LOCKOUT:

When a reclose sequence is started by an initiate signal the scheme moves into the Reclose In Progress state and starts the Incomplete Sequence Timer. The setting of this timer determines the maximum time interval allowed for a single reclose shot. If a close breaker 1 or 2 signal is not present before this time expires, the scheme goes to "Lockout".

There are four other conditions that can take the scheme to the Lockout state, as shown below:

- Receipt of "Block" input while in the Reclose in Progress state
- The reclosing program logic: when a 3P Initiate is present and the autoreclose mode is either 1 Pole or 3Pole-A (3 pole autoreclose for single pole faults only)
- Initiation of the scheme when the count is at the maximum allowed
- If at the end of the reset time at least one breaker, which is not in the Out of Service state, is open the scheme will be sent to Lockout. The scheme will be also sent to Lockout if one breaker fails to reclose and the setting **AR BKR FAIL OPTION** is set to "Lockout".

Once the Lockout state is set it will be latched until one or more of the following occurs:

- The scheme is intentionally reset from Lockout, employing the Reset setting of the Autorecloser;
- The Breaker(s) is(are) manually closed from panel switch, SCADA or other remote control through the **AR BRK MAN CLOSE** setting;
- 10 second after breaker control detects that breaker(s) were closed.

BREAKER OPEN BEFORE FAULT:

A logic circuit is provided that inhibits the Close Breaker 1(2) output if a reclose initiate (RIP) indicator is not present within 30 ms of the “Breaker any phase open” input. This feature is intended to prevent reclosing if one of the breakers was open in advance of a reclose initiate input to the recloser. This logic circuit resets when the breaker is closed.

TRANSFER RECLOSE WHEN BREAKER IS BLOCKED:

1. When the reclosing sequence 1-2 is selected and Breaker 1 is blocked (AR BKR1 BLK operand is set) the reclose signal can be transferred direct to the Breaker 2 if **AR TRANSFER 1 TO 2** is set to “Yes”. If set to “No”, the scheme will be sent to Lockout by the incomplete sequence timer.
2. When the reclosing sequence 2-1 is selected and Breaker 2 is blocked (AR BKR2 BLK operand is set) the reclose signal can be transferred direct to the Breaker 1 if **AR TRANSFER 2 TO 1** is set to “Yes”. If set to “No” the scheme will be sent to Lockout by the incomplete sequence timer.

FORCE 3-POLE TRIPPING:

The reclosing scheme contains logic that is used to signal trip logic that three-pole tripping is required for certain conditions. This signal is activated by any of the following:

- Autoreclose scheme is paused after it was initiated.
- Autoreclose scheme is in the Lockout state.
- Autoreclose mode is programmed for three-pole operation
- The shot counter is not at 0, i.e. the scheme is not in the reset state. This ensures a second trip will be three-pole when reclosing onto a permanent single phase fault.
- 1.25 cycles after the single-pole reclose is initiated by the AR 1P INIT signal.

ZONE 1 EXTENT:

The Zone 1 extension philosophy here is to apply an overreaching zone permanently as long as the relay is ready to reclose, and reduce the reach when reclosing. Another Zone 1 extension approach is to operate normally from an underreaching zone, and use an overreaching distance zone when reclosing the line with the other line end open. This philosophy could be programmed via the Line Pickup scheme.

The “Extended Zone 1" is 0 when the AR is in LO or Disabled and 1 when the AR is in Reset.

1. When "Extended Zone 1" is 0, the distance functions shall be set to normal underreach Zone 1 setting.
2. When "Extended Zone 1" is 1, the distance functions may be set to Extended Zone 1 Reach, which is an overreaching setting.

3. During a reclose cycle, "Extended Zone 1" goes to 0 as soon as the first CLOSE BREAKER signal is issued (AR SHOT COUNT > 0) and remains 0 until the recloser goes back to Reset.

USE OF SETTINGS:

- **AR MODE**: This setting selects the AR operating mode, which functions in conjunction with signals received at the initiation inputs as described previously.
- **AR MAX NUMBER OF SHOTS**: This setting specifies the number of reclosures that can be attempted before reclosure goes to Lockout when the fault is permanent.
- **AR BLOCK BKR1**: This input selects an operand that will block the reclose command for Breaker 1. This condition can be for example: breaker low air pressure, reclose in progress on another line (for the central breaker in a breaker and a half arrangement), or a sum of conditions combined in FlexLogic™.
- **AR CLOSE TIME BKR1**:This setting represents the closing time for the Breaker 1 from the moment the “Close” command is sent to the moment the contacts are closed.
- **AR BKR MAN CLOSE:** This setting selects a FlexLogic™ operand that represents manual close command to a breaker associated with the autoreclose scheme
- **AR BLK TIME UPON MAN CLS**: The autoreclose scheme can be disabled for a programmable time delay after an associated circuit breaker is manually commanded to close, preventing reclosing onto an existing fault such as grounds on the line. This delay must be longer than the slowest expected trip from any protection not blocked after manual closing. If the autoreclose scheme is not initiated after a manual close and this time expires the autoreclose scheme is set to the Reset state.
- **AR 1P INIT**: This setting selects a FlexLogic™ operand that is intended to initiate single Pole autoreclosure.
- **AR 3P INIT**: This setting selects a FlexLogic™ operand that is intended to initiate three Pole autoreclosure, first timer (AR 3P DEAD TIME 1) that can be used for a high-speed autoreclosure.
- **AR 3P TD INIT**: This setting selects a FlexLogic™ operand that is intended to initiate three Pole autoreclosure, second timer (AR 3P DEAD TIME 2) that can be used for a time-delay autoreclosure.
- **AR MULTI-P FAULT:** This setting selects a FlexLogic™ operand that indicates a multi-phase fault. The operand value should be zero for single-phase to ground faults.
- **BKR ONE POLE OPEN:** This setting selects a FlexLogic™ operand which indicates that the breaker(s) has opened correctly following a single phase to ground fault and the autoreclose scheme can start timing the single pole dead time (for 1-2 reclose sequence for example, Breaker 1 should trip single pole and Breaker 2 should trip 3 pole).

  The scheme has a pre-wired input that indicates breaker(s) status.
- **BKR 3 POLE OPEN:** This setting selects a FlexLogic™ operand which indicates that the breaker(s) has opened three pole and the autoreclose scheme can start timing the three pole dead time. The scheme has a pre-wired input that indicates breaker(s) status.
- **AR 3-P DEAD TIME 1**: This is the dead time following the first three pole trip. This intentional delay can be used for a high-speed three-pole autoreclose. However, it should be set longer than the estimated de-ionizing time following the three-pole trip.
- **AR 3-P DEAD TIME 2**: This is the dead time following the second three-pole trip or initiated by the AR 3P TD INIT input. This intentional delay is typically used for a time delayed three-pole autoreclose (as opposed to high speed three-pole autoreclose).
- **AR EXTEND DEAD T 1**: This setting selects an operand that will adapt the duration of the dead time for the first shot to the possibility of non-simultaneous tripping at the two line ends. Typically this is the operand set when the communication channel is out of service
- **AR DEAD TIME 1 EXTENSION**: This timer is used to set the length of the dead time 1 extension for possible non-simultaneous tripping of the two ends of the line.
- **AR RESET**: This setting selects the operand that forces the autoreclose scheme from any state to Reset. Typically this is a manual reset from lockout, local or remote.
- **AR RESET TIME**: A reset timer output resets the recloser following a successful reclosure sequence. The setting is based on the breaker time which is the minimum time required between successive reclose sequences.

- **AR BKR CLOSED:** This setting selects an operand that indicates that the breaker(s) are closed at the end of the reset time and the scheme can reset.
- **AR BLOCK**: This setting selects the operand that blocks the Autoreclose scheme (it can be a sum of conditions such as: Time Delayed Tripping, Breaker Failure, Bus Differential Protection, etc.). If the block signal is present before autoreclose scheme initiation the AR DISABLED FlexLogic™ operand will be set. If the block signal occurs when the scheme is in the RIP state the scheme will be sent to Lockout.
- **AR PAUSE**: The pause input offers the ability to freeze the autoreclose cycle until the pause signal disappears. This may be done when a trip occurs and simultaneously or previously, some conditions are detected such as out-of step or loss of guard frequency, or a remote transfer trip signal is received. When the "pause" signal disappears the autoreclose cycle is resumed. This feature can also be used when a transformer is tapped from the protected line and a reclose is not desirable until the it is disconnected from the line. In this situation, the reclose scheme is "paused" until the transformer is disconnected.
- **AR INCOMPLETE SEQ TIME**: This timer is used to set the maximum time interval allowed for a single reclose shot. It is started whenever a reclosure is initiated and is active until the CLOSE BKR1 or CLOSE BKR2 signal is sent. If all conditions allowing a breaker closure are not satisfied when this time expires, the scheme goes to “Lockout”. The minimum permissible setting is established by the “3-P Dead Time 2” timer setting. Settings beyond this will determine the “wait” time for the breaker to open so that the reclose cycle can continue and/or for the AR PAUSE signal to reset and allow the reclose cycle to continue and/or for the AR BKR1(2) BLK signal to disappear and allow the AR CLOSE BKR1(2) signal to be sent.
- **AR BLOCK BKR2**: This input selects an operand that will block the reclose command for Breaker 2. This condition can be for example: breaker low air pressure, reclose in progress on another line (for the central breaker in a breaker and a half arrangement), or a sum of conditions combined in FlexLogic™.
- **AR CLOSE TIME BKR2**: This setting represents the closing time for the Breaker 2 from the moment the “Close” command is sent to the moment the contacts are closed.
- **AR TRANSFER 1 TO 2**: This setting establishes how the scheme performs when the breaker closing sequence is 1-2 and Breaker 1 is blocked. When set to “Yes” the closing command will be transferred direct to Breaker 2 without waiting the transfer time. When set to “No” the closing command will be blocked by the AR BKR1 BLK signal and the scheme will be sent to Lockout by the incomplete sequence timer.
- **AR TRANSFER 2 TO 1**: This setting establishes how the scheme performs when the breaker closing sequence is 2-1 and Breaker 2 is blocked. When set to “Yes” the closing command will be transferred direct to Breaker 1 without waiting the transfer time. When set to “No”, the closing command will be blocked by the AR BKR2 BLK signal and the scheme will be sent to Lockout by the incomplete sequence timer.
- **AR BKR1 FAIL OPTION**: This setting establishes how the scheme performs when the breaker closing sequence is 1-2 and Breaker 1 has failed to close. When set to “Continue” the closing command will be transferred to Breaker 2 which will continue the reclosing cycle until successful (the scheme will reset) or unsuccessful (the scheme will go to Lockout). When set to “Lockout” the scheme will go to lockout without attempting to reclose Breaker 2.
- **AR BKR2 FAIL OPTION**: This setting establishes how the scheme performs when the breaker closing sequence is 2-1 and Breaker 2 has failed to close. When set to “Continue” the closing command will be transferred to Breaker 1 which will continue the reclosing cycle until successful (the scheme will reset) or unsuccessful (the scheme will go to Lockout). When set to “Lockout” the scheme will go to lockout without attempting to reclose Breaker 1.
- **AR 1-P DEAD TIME**: Set this intentional delay longer than the estimated de-ionizing time after the first single-pole trip.
- **AR BREAKER SEQUENCE**: This setting selects the breakers reclose sequence: Select “1” for reclose breaker 1 only, “2” for reclose breaker 2 only, “1&2” for reclose both breakers simultaneously, “1-2” for reclose breakers sequentially; Breaker 1 first, and “2-1” for reclose breakers sequentially; Breaker 2 first.
- **AR TRANSFER TIME**: The transfer time is used only for breaker closing sequence 1-2 or 2-1, when the two breakers are reclosed sequentially. The transfer timer is initiated by a close signal to the first breaker. The transfer timer transfers the reclose signal from the breaker selected to close first to the second breaker. The time delay setting is based on the maximum time interval between the autoreclose signal and the protection trip contact closure assuming a permanent fault (unsuccessful reclose). Therefore, the minimum setting is equal to the maximum breaker closing time plus the maximum line protection operating time plus a suitable margin. This setting will prevent the autoreclose scheme from transferring the close signal to the second breaker unless a successful reclose of the first breaker occurs.

NOTE

For correct operation of the autoreclose scheme, the Breaker Control feature must be enabled and configured properly. When the breaker reclose sequence is "1-2" or "2-1" the breaker that will reclose second in sequence (Breaker 2 for sequence 1-2 and Breaker 1 for sequence 2-1) must be configured to trip three-pole for any type of fault.



Figure 5–100: SINGLE-POLE AUTORECLOSE LOGIC (Sheet 1 of 3)



Figure 5–101: SINGLE-POLE AUTORECLOSE LOGIC (Sheet 2 of 3)



Figure 5–102: SINGLE-POLE AUTORECLOSE LOGIC (Sheet 3 of 3)



Figure 5–103: EXAMPLE RECLOSING SEQUENCE

PATH: SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨ CONTACT INPUTS



The contact inputs menu contains configuration settings for each contact input as well as voltage thresholds for each group of four contact inputs. Upon startup, the relay processor determines (from an assessment of the installed modules) which contact inputs are available and then display settings for only those inputs.

An alphanumeric ID may be assigned to a contact input for diagnostic, setting, and event recording purposes. The CONTACT IP X On" (Logic 1) FlexLogic™ operand corresponds to contact input "X" being closed, while CONTACT IP X Off corresponds to contact input "X" being open. The **CONTACT INPUT DEBNCE TIME** defines the time required for the contact to overcome 'contact bouncing' conditions. As this time differs for different contact types and manufacturers, set it as a maximum contact debounce time (per manufacturer specifications) plus some margin to ensure proper operation. If **CONTACT INPUT EVENTS** is set to "Enabled", every change in the contact input state will trigger an event.

A raw status is scanned for all Contact Inputs synchronously at the constant rate of 0.5 ms as shown in the figure below. The DC input voltage is compared to a user-settable threshold. A new contact input state must be maintained for a user-settable debounce time in order for the L90 to validate the new contact state. In the figure below, the debounce time is set at 2.5 ms; thus the 6th sample in a row validates the change of state (mark no. 1 in the diagram). Once validated (debounced), the contact input asserts a corresponding FlexLogic™ operand and logs an event as per user setting.

A time stamp of the first sample in the sequence that validates the new state is used when logging the change of the contact input into the Event Recorder (mark no. 2 in the diagram).

Protection and control elements, as well as FlexLogic™ equations and timers, are executed eight times in a power system cycle. The protection pass duration is controlled by the frequency tracking mechanism. The FlexLogic™ operand reflecting the debounced state of the contact is updated at the protection pass following the validation (marks no. 3 and 4 on the figure below). The update is performed at the beginning of the protection pass so all protection and control functions, as well as FlexLogic™ equations, are fed with the updated states of the contact inputs.

The FlexLogic™ operand response time to the contact input change is equal to the debounce time setting plus up to one protection pass (variable and depending on system frequency if frequency tracking enabled). If the change of state occurs just after a protection pass, the recognition is delayed until the subsequent protection pass; that is, by the entire duration of the protection pass. If the change occurs just prior to a protection pass, the state is recognized immediately. Statistically a delay of half the protection pass is expected. Owing to the 0.5 ms scan rate, the time resolution for the input contact is below 1msec.

For example, 8 protection passes per cycle on a 60 Hz system correspond to a protection pass every 2.1 ms. With a contact debounce time setting of 3.0 ms, the FlexLogic™ operand-assert time limits are: 3.0 + 0.0 = 3.0 ms and 3.0 + 2.1 = 5.1 ms. These time limits depend on how soon the protection pass runs after the debouncing time.

Regardless of the contact debounce time setting, the contact input event is time-stamped with a 1 µs accuracy using the time of the first scan corresponding to the new state (mark no. 2 below). Therefore, the time stamp reflects a change in the DC voltage across the contact input terminals that was not accidental as it was subsequently validated using the debounce timer. Keep in mind that the associated FlexLogic™ operand is asserted/de-asserted later, after validating the change.

The debounce algorithm is symmetrical: the same procedure and debounce time are used to filter the LOW-HIGH (marks no.1, 2, 3, and 4 in the figure below) and HIGH-LOW (marks no. 5, 6, 7, and 8 below) transitions.



Figure 5–104: INPUT CONTACT DEBOUNCING MECHANISM AND TIME-STAMPING SAMPLE TIMING

Contact inputs are isolated in groups of four to allow connection of wet contacts from different voltage sources for each group. The **CONTACT INPUT THRESHOLDS** determine the minimum voltage required to detect a closed contact input. This value should be selected according to the following criteria: 17 for 24 V sources, 33 for 48 V sources, 84 for 110 to 125 V sources and 166 for 250 V sources.

For example, to use contact input H5a as a status input from the breaker 52b contact to seal-in the trip relay and record it in the Event Records menu, make the following settings changes:

CONTACT INPUT H5A ID: "Breaker Closed (52b)"
CONTACT INPUT H5A EVENTS: "Enabled"

Note that the 52b contact is closed when the breaker is open and open when the breaker is closed.

PATH: SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ VIRTUAL INPUTS ⇨



5

There are 32 virtual inputs that can be individually programmed to respond to input signals from the keypad (COMMANDS menu) and communications protocols. All virtual input operands are defaulted to OFF = 0 unless the appropriate input signal is received. **Virtual input states are preserved through a control power loss**.

If the **VIRTUAL INPUT x FUNCTION** is to "Disabled", the input will be forced to 'OFF' (Logic 0) regardless of any attempt to alter the input. If set to "Enabled", the input operates as shown on the logic diagram and generates output FlexLogic™ operands in response to received input signals and the applied settings.

There are two types of operation: Self-Reset and Latched. If **VIRTUAL INPUT x TYPE** is "Self-Reset", when the input signal transits from OFF = 0 to ON = 1, the output operand will be set to ON = 1 for only one evaluation of the FlexLogic™ equations and then return to OFF = 0. If set to "Latched", the virtual input sets the state of the output operand to the same state as the most recent received input, ON =1 or OFF = 0.

NOTE

The "Self-Reset" operating mode generates the output operand for a single evaluation of the FlexLogic™ equations. If the operand is to be used anywhere other than internally in a FlexLogic™ equation, it will likely have to be lengthened in time. A FlexLogic™ timer with a delayed reset can perform this function.

The Select-Before-Operate timer sets the interval from the receipt of an Operate signal to the automatic de-selection of the virtual input, so that an input does not remain selected indefinitely (used only with the UCA Select-Before-Operate feature).



Figure 5–105: VIRTUAL INPUTS SCHEME LOGIC

a) DIGITAL OUTPUTS

PATH: SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ CONTACT OUTPUTS ⇨ CONTACT OUTPUT H1



Upon startup of the relay, the main processor will determine from an assessment of the modules installed in the chassis which contact outputs are available and present the settings for only these outputs.

An ID may be assigned to each contact output. The signal that can OPERATE a contact output may be any FlexLogic™ operand (virtual output, element state, contact input, or virtual input). An additional FlexLogic™ operand may be used to SEAL-IN the relay. Any change of state of a contact output can be logged as an Event if programmed to do so.

EXAMPLE:

The trip circuit current is monitored by providing a current threshold detector in series with some Form-A contacts (see the Trip Circuit Example in the Digital Elements section). The monitor will set a flag (see the Specifications for Form-A). The name of the FlexLogic™ operand set by the monitor, consists of the output relay designation, followed by the name of the flag; e.g. 'Cont Op 1 IOn' or 'Cont Op 1 IOff'.

In most breaker control circuits, the trip coil is connected in series with a breaker auxiliary contact used to interrupt current flow after the breaker has tripped, to prevent damage to the less robust initiating contact. This can be done by monitoring an auxiliary contact on the breaker which opens when the breaker has tripped, but this scheme is subject to incorrect operation caused by differences in timing between breaker auxiliary contact change-of-state and interruption of current in the trip circuit. The most dependable protection of the initiating contact is provided by directly measuring current in the tripping circuit, and using this parameter to control resetting of the initiating relay. This scheme is often called "trip seal-in".

This can be realized in the UR using the 'Cont Op 1 IOn' FlexLogic™ operand to seal-in the Contact Output as follows:

CONTACT OUTPUT H1 ID: "Cont Op 1"
OUTPUT H1 OPERATE: *any suitable FlexLogic™ operand*
OUTPUT H1 SEAL-IN: "Cont Op 1 IOn"
CONTACT OUTPUT H1 EVENTS: "Enabled"

b) LATCHING OUTPUTS

PATH: SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ CONTACT OUTPUTS ⇨ CONTACT OUTPUT H1a



The L90 latching output contacts are mechanically bi-stable and controlled by two separate (open and close) coils. As such they retain their position even if the relay is not powered up. The relay recognizes all latching output contact cards and populates the setting menu accordingly. On power up, the relay reads positions of the latching contacts from the hardware before executing any other functions of the relay (such as protection and control features or FlexLogic™).

The latching output modules, either as a part of the relay or as individual modules, are shipped from the factory with all latching contacts opened. It is highly recommended to double-check the programming and positions of the latching contacts when replacing a module.

Since the relay asserts the output contact and reads back its position, it is possible to incorporate self-monitoring capabilities for the latching outputs. If any latching outputs exhibits a discrepancy, the **LATCHING OUTPUT ERROR** self-test error is declared. The error is signaled by the LATCHING OUT ERROR FlexLogic™ operand, event, and target message.

- **OUTPUT H1a OPERATE**: This setting specifies a FlexLogic™ operand to operate the 'close coil' of the contact. The relay will seal-in this input to safely close the contact. Once the contact is closed and the **RESET** input is logic 0 (off), any activity of the **OPERATE** input, such as subsequent chattering, will not have any effect. With both the **OPERATE** and **RESET** inputs active (logic 1), the response of the latching contact is specified by the **OUTPUT H1A TYPE** setting.
- **OUTPUT H1a RESET**: This setting specifies a FlexLogic™ operand to operate the 'trip coil' of the contact. The relay will seal-in this input to safely open the contact. Once the contact is opened and the **OPERATE** input is logic 0 (off), any activity of the **RESET** input, such as subsequent chattering, will not have any effect. With both the **OPERATE** and **RESET** inputs active (logic 1), the response of the latching contact is specified by the **OUTPUT H1A TYPE** setting.
- **OUTPUT H1a TYPE**: This setting specifies the contact response under conflicting control inputs; that is, when both the **OPERATE** and **RESET** signals are applied. With both control inputs applied simultaneously, the contact will close if set to "Operate-dominant" and will open if set to "Reset-dominant".

Application Example 1:

A latching output contact H1a is to be controlled from two user-programmable pushbuttons (buttons number 1 and 2). The following settings should be applied.

Program the Latching Outputs by making the following changes in the **SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ CONTACT OUTPUTS ⇨ CONTACT OUTPUT H1a** menu (assuming an H4L module):

OUTPUT H1a OPERATE: "PUSHBUTTON 1 ON"
OUTPUT H1a RESET: "PUSHBUTTON 2 ON"

Program the pushbuttons by making the following changes in the **PRODUCT SETUP ⇨⇩ USER-PROGRAMMABLE PUSHBUTTONS ⇨⇩ USER PUSHBUTTON 1** and **USER PUSHBUTTON 2** menus:

PUSHBUTTON 1 FUNCTION: "Self-reset"
PUSHBTN 1 DROP-OUT TIME: "0.00 s"

PUSHBUTTON 2 FUNCTION: "Self-reset"
PUSHBTN 2 DROP-OUT TIME: "0.00 s"

Application Example 2:

A relay, having two latching contacts H1a and H1c, is to be programmed. The H1a contact is to be a Type-a contact, while the H1c contact is to be a Type-b contact (Type-a means closed after exercising the operate input; Type-b means closed after exercising the reset input). The relay is to be controlled from virtual outputs: VO1 to operate and VO2 to reset.

Program the Latching Outputs by making the following changes in the **SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ CONTACT OUTPUTS ⇨ CONTACT OUTPUT H1a** and **CONTACT OUTPUT H1c** menus (assuming an H4L module):

OUTPUT H1a OPERATE: "VO1"
OUTPUT H1a RESET: "VO2"

OUTPUT H1c OPERATE: "VO2"
OUTPUT H1c RESET: "VO1"

Since the two physical contacts in this example are mechanically separated and have individual control inputs, they will not operate at exactly the same time. A discrepancy in the range of a fraction of a maximum operating time may occur. Therefore, a pair of contacts programmed to be a multi-contact relay will not guarantee any specific sequence of operation (such as make before break). If required, the sequence of operation must be programmed explicitly by delaying some of the control inputs as shown in the next application example.

Application Example 3:

A make before break functionality must be added to the preceding example. An overlap of 20 ms is required to implement this functionality as described below:

Write the following FlexLogic™ equation (EnerVista UR Setup example shown):

FlexLogic Equation Editor // D60 with Pushbuttons.urs : C:\Prog...

FLEXLOGIC ENTRY	TYPE	SYNTAX
View Graphic	View	View
FlexLogic Entry 1	Read Virtual Outputs On	Virt Op 1 On (VO1)
FlexLogic Entry 2	TIMER	Timer 1
FlexLogic Entry 3	Write Virtual Output[Assign]	= Virt Op 3 (VO3)
FlexLogic Entry 4	Read Virtual Outputs On	Virt Op 2 On (VO2)
FlexLogic Entry 5	TIMER	Timer 2
FlexLogic Entry 6	Write Virtual Output[Assign]	= Virt Op 4 (VO4)
FlexLogic Entry 7	End of List	

D60 with Pushbuttons.urs | FlexLogic

Both timers (Timer 1 and Timer 2) should be set to 20 ms pickup and 0 ms dropout.

Program the Latching Outputs by making the following changes in the **SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ CONTACT OUTPUTS ⇨ CONTACT OUTPUT H1a** and **CONTACT OUTPUT H1c** menus (assuming an H4L module):

OUTPUT H1a OPERATE: "VO1"
OUTPUT H1a RESET: "VO4"
OUTPUT H1c OPERATE: "VO2"
OUTPUT H1c RESET: "VO3"

Application Example 4:

A latching contact H1a is to be controlled from a single virtual output VO1. The contact should stay closed as long as VO1 is high, and should stay opened when VO1 is low. Program the relay as follows.

Write the following FlexLogic™ equation (EnerVista UR Setup example shown):

FlexLogic Equation Editor // D60 with Pushbuttons.urs : C:\Prog...

FLEXLOGIC ENTRY	TYPE	SYNTAX
View Graphic	View	View
FlexLogic Entry 1	Read Virtual Outputs On	Virt Op 1 On (VO1)
FlexLogic Entry 2	NOT	1 Input
FlexLogic Entry 3	Write Virtual Output[Assign]	= Virt Op 2 (VO2)
FlexLogic Entry 4	End of List	

D60 with Pushbuttons.urs | FlexLogic

Program the Latching Outputs by making the following changes in the **SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ CONTACT OUTPUTS ⇨ CONTACT OUTPUT H1a** menu (assuming an H4L module):

OUTPUT H1a OPERATE: "VO1"
OUTPUT H1a RESET: "VO2"

5.7.4 VIRTUAL OUTPUTS

PATH: SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ VIRTUAL OUTPUTS ⇨ VIRTUAL OUTPUT 1(64)

```
■ VIRTUAL OUTPUT  1
■
```

MESSAGE

```
VIRTUAL OUTPUT  1 ID
Virt Op 1
```

Range: Up to 12 alphanumeric characters

```
VIRTUAL OUTPUT  1
EVENTS: Disabled
```

Range: Disabled, Enabled

There are 64 virtual outputs that may be assigned via FlexLogic™. If not assigned, the output will be forced to 'OFF' (Logic 0). An ID may be assigned to each virtual output. Virtual outputs are resolved in each pass through the evaluation of the FlexLogic™ equations. Any change of state of a virtual output can be logged as an event if programmed to do so.

For example, if Virtual Output 1 is the trip signal from FlexLogic™ and the trip relay is used to signal events, the settings would be programmed as follows:

VIRTUAL OUTPUT 1 ID: "Trip"
VIRTUAL OUTPUT 1 EVENTS: "Disabled"

5.7.5 REMOTE DEVICES

a) REMOTE I/O OVERVIEW

Remote inputs and outputs, which are a means of exchanging information regarding the state of digital points between remote devices, are provided in accordance with the Electric Power Research Institute's (EPRI) UCA2 "Generic Object Oriented Substation Event (GOOSE)" specifications.

NOTE

The UCA2 specification requires that communications between devices be implemented on Ethernet communications facilities. For UR relays, Ethernet communications is provided only on the type 9C and 9D versions of the CPU module.

The sharing of digital point state information between GOOSE equipped relays is essentially an extension to FlexLogic™ to allow distributed FlexLogic™ by making operands available to/from devices on a common communications network. In addition to digital point states, GOOSE messages identify the originator of the message and provide other information required by the communication specification. All devices listen to network messages and capture data from only those messages that have originated in selected devices.

GOOSE messages are designed to be short, high priority and with a high level of reliability. The GOOSE message structure contains space for 128 bit pairs representing digital point state information. The UCA specification provides 32 "DNA" bit pairs, which are status bits representing pre-defined events. All remaining bit pairs are "UserSt" bit pairs, which are status bits representing user-definable events. The UR implementation provides 32 of the 96 available UserSt bit pairs.

The UCA2 specification includes features that are used to cope with the loss of communication between transmitting and receiving devices. Each transmitting device will send a GOOSE message upon a successful power-up, when the state of any included point changes, or after a specified interval (the "default update" time) if a change-of-state has not occurred. The transmitting device also sends a "hold time" which is set to three times the programmed default time, which is required by the receiving device.

5

Receiving devices are constantly monitoring the communications network for messages they require, as recognized by the identification of the originating device carried in the message. Messages received from remote devices include the message "hold" time for the device. The receiving relay sets a timer assigned to the originating device to the "hold" time interval, and if it has not received another message from this device at time-out, the remote device is declared to be non-communicating, so it will use the programmed default state for all points from that specific remote device. This mechanism allows a receiving device to fail to detect a single transmission from a remote device which is sending messages at the slowest possible rate, as set by its "default update" timer, without reverting to use of the programmed default states. If a message is received from a remote device before the "hold" time expires, all points for that device are updated to the states contained in the message and the hold timer is restarted. The status of a remote device, where 'Offline' indicates 'non-communicating', can be displayed.

The GOOSE facility provides for 32 remote inputs and 64 remote outputs.

The L90 provides an additional method of sharing digital point state information among different relays: Direct messages. Direct messages are only used between UR relays inter-connected via dedicated type 7X communications modules, usually between substations. The digital state data conveyed by direct messages are 'Direct Inputs' and 'Direct Outputs'.

b) DIRECT MESSAGES

Direct messages are only used between UR relays containing the 7X UR communications module (for example, the L90). These messages are transmitted every one-half of the power frequency cycle (10 ms for 50 Hz and 8.33 ms for 60 Hz) This facility is of particular value for pilot schemes and transfer tripping. Direct messaging is available on both single channel and dual channel communications modules. The inputs and outputs on communications channel No. 1 are numbered 1-1 through 1-8, and the inputs and outputs on communications channel No. 2 are numbered 2-1 through 2-8.

NOTE

Settings associated with Direct Messages are automatically presented in accordance with the number of channels provided in the communications module in a specific relay.

c) LOCAL DEVICES: DEVICE ID FOR TRANSMITTING GOOSE MESSAGES

In a UR relay, the device ID that identifies the originator of the message is programmed in the **SETTINGS ⇨ PRODUCT SETUP ⇨⇩ INSTALLATION ⇨⇩ RELAY NAME** setting.

d) REMOTE DEVICES: DEVICE ID FOR RECEIVING GOOSE MESSAGES

PATH: SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ REMOTE DEVICES ⇨ REMOTE DEVICE 1(16)

Range: up to 20 alphanumeric characters

Sixteen Remote Devices, numbered from 1 to 16, can be selected for setting purposes. A receiving relay must be programmed to capture messages from only those originating remote devices of interest. This setting is used to select specific remote devices by entering (bottom row) the exact identification (ID) assigned to those devices.

5.7.6 REMOTE INPUTS

PATH: SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ REMOTE INPUTS ⇨ REMOTE INPUT 1(32)



Range: 1 to 16 inclusive

Range: None, DNA-1 to DNA-32, UserSt-1 to UserSt-32

Range: On, Off, Latest/On, Latest/Off

Range: Disabled, Enabled

Remote Inputs which create FlexLogic™ operands at the receiving relay, are extracted from GOOSE messages originating in remote devices. The relay provides 32 remote inputs, each of which can be selected from a list consisting of 64 selections: DNA-1 through DNA-32 and UserSt-1 through UserSt-32. The function of DNA inputs is defined in the UCA2 specifications and is presented in the UCA2 DNA Assignments table in the Remote Outputs section. The function of UserSt inputs is defined by the user selection of the FlexLogic™ operand whose state is represented in the GOOSE message. A user must program a DNA point from the appropriate FlexLogic™ operand.

Remote Input 1 must be programmed to replicate the logic state of a specific signal from a specific remote device for local use. This programming is performed via the three settings shown above.

REMOTE IN 1 DEVICE selects the number (1 to 16) of the remote device which originates the required signal, as previously assigned to the remote device via the setting **REMOTE DEVICE NN ID** (see the Remote Devices section). **REMOTE IN 1 BIT PAIR** selects the specific bits of the GOOSE message required.

The **REMOTE IN 1 DEFAULT STATE** setting selects the logic state for this point if the local relay has just completed startup or the remote device sending the point is declared to be non-communicating. The following choices are available:

- Setting **REMOTE IN 1 DEFAULT STATE** to “On” value defaults the input to Logic 1.
- Setting **REMOTE IN 1 DEFAULT STATE** to “Off” value defaults the input to Logic 0.
- Setting **REMOTE IN 1 DEFAULT STATE** to “Latest/On” freezes the input in case of lost communications. If the latest state is not known, such as after relay power-up but before the first communication exchange, the input will default to Logic 1. When communication resumes, the input becomes fully operational.
- Setting **REMOTE IN 1 DEFAULT STATE** to “Latest/Off” freezes the input in case of lost communications. If the latest state is not known, such as after relay power-up but before the first communication exchange, the input will default to Logic 0. When communication resumes, the input becomes fully operational.

NOTE

For additional information on the GOOSE specification, refer to the Remote Devices section in this chapter and to Appendix C: UCA/MMS Communications.

a) DNA BIT PAIRS

PATH: SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ REMOTE OUTPUTS DNA BIT PAIRS ⇨ REMOTE OUPUTS DNA- 1(32) BIT PAIR



Remote Outputs (1 to 32) are FlexLogic™ operands inserted into GOOSE messages that are transmitted to remote devices on a LAN. Each digital point in the message must be programmed to carry the state of a specific FlexLogic™ operand. The above operand setting represents a specific DNA function (as shown in the following table) to be transmitted.

Table 5–21: UCA DNA2 ASSIGNMENTS

DNA	DEFINITION	INTENDED FUNCTION	LOGIC 0	LOGIC 1
1	OperDev		Trip	Close
2	Lock Out		LockoutOff	LockoutOn
3	Initiate Reclosing	Initiate remote reclose sequence	InitRecloseOff	InitRecloseOn
4	Block Reclosing	Prevent/cancel remote reclose sequence	BlockOff	BlockOn
5	Breaker Failure Initiate	Initiate remote breaker failure scheme	BFIOff	BFIOn
6	Send Transfer Trip	Initiate remote trip operation	TxXfrTripOff	TxXfrTripOn
7	Receive Transfer Trip	Report receipt of remote transfer trip command	RxXfrTripOff	RxXfrTripOn
8	Send Perm	Report permissive affirmative	TxPermOff	TxPermOn
9	Receive Perm	Report receipt of permissive affirmative	RxPermOff	RxPermOn
10	Stop Perm	Override permissive affirmative	StopPermOff	StopPermOn
11	Send Block	Report block affirmative	TxBlockOff	TxBlockOn
12	Receive Block	Report receipt of block affirmative	RxBlockOff	RxBlockOn
13	Stop Block	Override block affirmative	StopBlockOff	StopBlockOn
14	BkrDS	Report breaker disconnect 3-phase state	Open	Closed
15	BkrPhsADS	Report breaker disconnect phase A state	Open	Closed
16	BkrPhsBDS	Report breaker disconnect phase B state	Open	Closed
17	BkrPhsCDS	Report breaker disconnect phase C state	Open	Closed
18	DiscSwDS		Open	Closed
19	Interlock DS		DSLockOff	DSLockOn
20	LineEndOpen	Report line open at local end	Open	Closed
21	Status	Report operating status of local GOOSE device	Offline	Available
22	Event		EventOff	EventOn
23	Fault Present		FaultOff	FaultOn
24	Sustained Arc	Report sustained arc	SustArcOff	SustArcOn
25	Downed Conductor	Report downed conductor	DownedOff	DownedOn
26	Sync Closing		SyncClsOff	SyncClsOn
27	Mode	Report mode status of local GOOSE device	Normal	Test
28→32	Reserved			

NOTE **For more information on GOOSE specifications, see the Remote I/O Overview in the Remote Devices section.**

b) USERST BIT PAIRS

PATH: SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ REMOTE OUTPUTS UserSt BIT PAIRS ⇨ REMOTE OUTPUTS UserSt- 1(32) BIT PAIR



Remote Outputs 1 to 32 originate as GOOSE messages to be transmitted to remote devices. Each digital point in the message must be programmed to carry the state of a specific FlexLogic™ operand. The setting above is used to select the operand which represents a specific UserSt function (as selected by the user) to be transmitted.

The following setting represents the time between sending GOOSE messages when there has been no change of state of any selected digital point. This setting is located in the PRODUCT SETUP ⇨⇩ COMMUNICATIONS ⇨⇩ UCA/MMS PROTOCOL settings menu.

NOTE **For more information on GOOSE specifications, see the Remote I/O Overview in the Remote Devices section.**

5.7.8 DIRECT INPUTS/OUTPUTS

a) DESCRIPTION

The relay provides eight Direct Inputs that are conveyed on communications channel No. 1, numbered 1-1 through 1-8 and eight Direct Inputs that are conveyed on communications channel No. 2 (on 3-terminal systems only), numbered 2-1 through 2-8. A user must program the remote relay connected to channels 1 and 2 of the local relay by assigning the desired FlexLogic™ operand to be sent via the selected communications channel.

This relay allows the user to create distributed protection and control schemes via dedicated communications channels. Some examples are directional comparison pilot schemes and transfer tripping. It should be noted that failures of communications channels will affect Direct I/O functionality. The 87L function must be enabled to utilize the direct inputs.

Direct I/O FlexLogic™ operands to be used at the local relay are assigned as follows:

Direct I/O 1-1 through Direct I/O 1-8 for communications Channel 1
Direct I/O 2-1 through Direct I/O 2-8 for communications Channel 2 (3-terminal systems only)

b) DIRECT INPUTS

PATH: SETTINGS ⇩ INPUTS/OUTPUTS ⇨⇩ DIRECT ⇨ DIRECT INPUTS



The **DIRECT INPUT 1-1 DEFAULT** setting selects the logic state of this particular bit used for this point if the local relay has just completed startup or the local communications channel is declared to have failed.

Setting **DIRECT INPUT 1-X DEFAULT** to "On" means that the corresponding local FlexLogic™ operand (DIRECT I/P 1-x) will have logic state "1" on relay startup or during communications channel failure. When the channel is restored, the operand logic state reflects the actual state of the corresponding remote direct output.

c) DIRECT OUTPUTS

PATH: SETTINGS ⇩ INPUTS/OUTPUTS ⇨⇩ DIRECT ⇨⇩ DIRECT OUTPUTS



The relay provides eight Direct Outputs that are conveyed on communications channel No. 1, numbered 1-1 through 1-8 and eight Direct Outputs that are conveyed on communications channel No. 2, numbered 2-1 through 2-8. Each digital point in the message must be programmed to carry the state of a specific FlexLogic™ operand. The setting above is used to select the operand which represents a specific function (as selected by the user) to be transmitted.



Figure 5–106: DIRECT INPUTS/OUTPUTS LOGIC

5.7.9 RESETTING

PATH: SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ RESETTING

Range: FlexLogic™ operand

Some events can be programmed to latch the faceplate LED event indicators and the target message on the display. Once set, the latching mechanism will hold all of the latched indicators or messages in the set state after the initiating condition has cleared until a RESET command is received to return these latches (not including FlexLogic™ latches) to the reset state. The RESET command can be sent from the faceplate Reset button, a remote device via a communications channel, or any programmed operand.

When the RESET command is received by the relay, two FlexLogic™ operands are created. These operands, which are stored as events, reset the latches if the initiating condition has cleared. The three sources of RESET commands each create the RESET OP FlexLogic™ operand. Each individual source of a RESET command also creates its individual operand RESET OP (PUSHBUTTON), RESET OP (COMMS) or RESET OP (OPERAND) to identify the source of the command. The setting shown above selects the operand that will create the RESET OP (OPERAND) operand.

PATH: SETTINGS ⇨⇩ TRANSDUCER I/O ⇨⇩ DCMA INPUTS



Hardware and software is provided to receive signals from external transducers and convert these signals into a digital format for use as required. The relay will accept inputs in the range of –1 to +20 mA DC, suitable for use with most common transducer output ranges; all inputs are assumed to be linear over the complete range. Specific hardware details are contained in Chapter 3.

Before the dcmA input signal can be used, the value of the signal measured by the relay must be converted to the range and quantity of the external transducer primary input parameter, such as DC voltage or temperature. The relay simplifies this process by internally scaling the output from the external transducer and displaying the actual primary parameter.

dcmA input channels are arranged in a manner similar to CT and VT channels. The user configures individual channels with the settings shown here.

The channels are arranged in sub-modules of two channels, numbered from 1 through 8 from top to bottom. On power-up, the relay will automatically generate configuration settings for every channel, based on the order code, in the same general manner that is used for CTs and VTs. Each channel is assigned a slot letter followed by the row number, 1 through 8 inclusive, which is used as the channel number. The relay generates an actual value for each available input channel.

Settings are automatically generated for every channel available in the specific relay as shown below for the first channel of a type 5F transducer module installed in slot M.



The function of the channel may be either “Enabled” or “Disabled.” If “Disabled”, no actual values are created for the channel. An alphanumeric “ID” is assigned to each channel; this ID will be included in the channel actual value, along with the programmed units associated with the parameter measured by the transducer, such as Volt, °C, MegaWatts, etc. This ID is also used to reference the channel as the input parameter to features designed to measure this type of parameter. The **DCMA INPUT XX RANGE** setting specifies the mA DC range of the transducer connected to the input channel.

The **DCMA INPUT XX MIN VALUE** and **DCMA INPUT XX MAX VALUE** settings are used to program the span of the transducer in primary units. For example, a temperature transducer might have a span from 0 to 250°C; in this case the **DCMA INPUT XX MIN VALUE** value is “0” and the **DCMA INPUT XX MAX VALUE** value is “250”. Another example would be a Watt transducer with a span from –20 to +180 MW; in this case the **DCMA INPUT XX MIN VALUE** value would be “–20” and the **DCMA INPUT XX MAX VALUE** value “180”. Intermediate values between the min and max values are scaled linearly.

PATH: SETTINGS ⇨⇩ TRANSDUCER I/O ⇨⇩ RTD INPUTS



Hardware and software is provided to receive signals from external Resistance Temperature Detectors and convert these signals into a digital format for use as required. These channels are intended to be connected to any of the RTD types in common use. Specific hardware details are contained in Chapter 3.

RTD input channels are arranged in a manner similar to CT and VT channels. The user configures individual channels with the settings shown here.

The channels are arranged in sub-modules of two channels, numbered from 1 through 8 from top to bottom. On power-up, the relay will automatically generate configuration settings for every channel, based on the order code, in the same general manner that is used for CTs and VTs. Each channel is assigned a slot letter followed by the row number, 1 through 8 inclusive, which is used as the channel number. The relay generates an actual value for each available input channel.

Settings are automatically generated for every channel available in the specific relay as shown below for the first channel of a type 5C transducer module installed in slot M.



Range: Disabled, Enabled

Range: Up to 20 alphanumeric characters

Range: 100Ω Nickel, 10Ω Copper, 100Ω Platinum, 120Ω Nickel

The function of the channel may be either “Enabled” or “Disabled.” If Disabled, there will not be an actual value created for the channel. An alphanumeric “ID” is assigned to the channel; this ID will be included in the channel actual values. It is also used to reference the channel as the input parameter to features designed to measure this type of parameter. Selecting the type of RTD connected to the channel configures the channel.

Actions based on RTD overtemperature, such as trips or alarms, are done in conjunction with the FlexElements™ feature. In FlexElements™, the operate level is scaled to a base of 100°C. For example, a trip level of 150°C is achieved by setting the operate level at 1.5 pu. FlexElement™ operands are available to FlexLogic™ for further interlocking or to operate an output contact directly.

5.9.1 TEST MODE

PATH: SETTINGS ⇨⇩ TESTING ⇨ TEST MODE



The relay provides test settings to verify that functionality using simulated conditions for contact inputs and outputs. The Test Mode is indicated on the relay faceplate by a flashing Test Mode LED indicator.

To initiate the Test mode, the **TEST MODE FUNCTION** setting must be "Enabled" and the **TEST MODE INITIATE** setting must be set to Logic 1. In particular:

- To initiate Test Mode through relay settings, set **TEST MODE INITIATE** to "On". The Test Mode starts when the **TEST MODE FUNCTION** setting is changed from "Disabled" to "Enabled".
- To initiate Test Mode through a user-programmable condition, such as FlexLogic™ operand (pushbutton, digital input, communication-based input, or a combination of these), set **TEST MODE FUNCTION** to "Enabled" and set **TEST MODE INITIATE** to the desired operand. The Test Mode starts when the selected operand assumes a Logic 1 state.

When in Test Mode, the L90 remains fully operational, allowing for various testing procedures. In particular, the protection and control elements, FlexLogic™, and communication-based inputs and outputs function normally.

The only difference between the normal operation and the Test Mode is the behavior of the input and output contacts. The former can be forced to report as open or closed or remain fully operational; the latter can be forced to open, close, freeze, or remain fully operational. The response of the digital input and output contacts to the Test Mode is programmed individually for each input and output using the Force Contact Inputs and Force Contact Outputs test functions described in the following sections.

5

5.9.2 FORCE CONTACT INPUTS

PATH: SETTINGS ⇨⇩ TESTING ⇨⇩ FORCE CONTACT INPUTS



The relay digital inputs (contact inputs) could be pre-programmed to respond to the Test Mode in the following ways:

- If set to "Disabled", the input remains fully operational. It is controlled by the voltage across its input terminals and can be turned on and off by external circuitry. This value should be selected if a given input must be operational during the test. This includes, for example, an input initiating the test, or being a part of a user pre-programmed test sequence.
- If set to "Open", the input is forced to report as opened (Logic 0) for the entire duration of the Test Mode regardless of the voltage across the input terminals.
- If set to "Closed", the input is forced to report as closed (Logic 1) for the entire duration of the Test Mode regardless of the voltage across the input terminals.

The Force Contact Inputs feature provides a method of performing checks on the function of all contact inputs. Once enabled, the relay is placed into Test Mode, allowing this feature to override the normal function of contact inputs. The Test Mode LED will be On, indicating that the relay is in Test Mode. The state of each contact input may be programmed as "Disabled", "Open", or "Closed". All contact input operations return to normal when all settings for this feature are disabled.

PATH: SETTINGS ⇨⇩ TESTING ⇨⇩ FORCE CONTACT OUTPUTS



The relay contact outputs can be pre-programmed to respond to the Test Mode.

If set to "Disabled", the contact output remains fully operational. If operates when its control operand is Logic 1 and will resets when its control operand is Logic 0. If set to "Energize", the output will close and remain closed for the entire duration of the Test Mode, regardless of the status of the operand configured to control the output contact. If set to "De-energize", the output will open and remain opened for the entire duration of the Test Mode regardless of the status of the operand configured to control the output contact. If set to "Freeze", the output retains its position from before entering the Test Mode, regardless of the status of the operand configured to control the output contact.

These settings are applied two ways. First, external circuits may be tested by energizing or de-energizing contacts. Second, by controlling the output contact state, relay logic may be tested and undesirable effects on external circuits avoided.

Example 1: Initiating a Test from User-Programmable Pushbutton 1

The Test Mode should be initiated from User-Programmable Pushbutton 1. The pushbutton will be programmed as "Latched" (pushbutton pressed to initiate the test, and pressed again to terminate the test). During the test, Digital Input 1 should remain operational, Digital Inputs 2 and 3 should open, and Digital Input 4 should close. Also, Contact Output 1 should freeze, Contact Output 2 should open, Contact Output 3 should close, and Contact Output 4 should remain fully operational. The required settings are shown below.

To enable User-Programmable Pushbutton 1 to initiate the Test mode, make the following changes in the SETTINGS ⇨⇩ TESTING ⇨ TEST MODE menu:

TEST MODE FUNCTION: "Enabled" and **TEST MODE INITIATE:** "PUSHBUTTON 1 ON"

Make the following changes to configure the Contact I/Os. In the SETTINGS ⇨⇩ TESTING ⇨⇩ FORCE CONTACT INPUTS and FORCE CONTACT INPUTS menus, set:

FORCE Cont Ip 1: "Disabled", **FORCE Cont Ip 2:** "Open", **FORCE Cont Ip 3:** "Open", and **FORCE Cont Ip 4:** "Closed"
FORCE Cont Op 1: "Freeze", **FORCE Cont Op 2:** "De-energized", **FORCE Cont Op 3:** "Open", and **FORCE Cont Op 4:** "Disabled"

Example 2: Initiating a Test from User-Programmable Pushbutton 1 or through Remote Input 1

The Test should be initiated locally from User-Programmable Pushbutton 1 or remotely through Remote Input 1. Both the pushbutton and the remote input will be programmed as "Latched". The required settings are shown below.

Write the following FlexLogic™ equation (EnerVista UR Setup example shown):



Set the User Programmable Pushbutton as latching by changing SETTINGS ⇨ PRODUCT SETUP ⇨⇩ USER-PROGRAMMABLE PUSHBUTTONS ⇨ USER PUSHBUTTON 1 ⇨ PUSHBUTTON 1 FUNCTION to "Latched". To enable either Pushbutton 1 or Remote Input 1 to initiate the Test mode, make the following changes in the SETTINGS ⇨⇩ TESTING ⇨ TEST MODE menu:

TEST MODE FUNCTION: "Enabled" and **TEST MODE INITIATE:** "VO1"

5.9.4 CHANNEL TESTS

PATH: SETTINGS ⇨⇩ TESTING ⇨⇩ CHANNEL TESTS



This function performs checking of the communications established by both relays.



Refer to the Commissioning chapter for a detailed description of using the Channel Tests.


ACTUAL VALUES
STATUS
CONTACT INPUTS
See page 6-3.
VIRTUAL INPUTS
See page 6-3.
REMOTE INPUTS
See page 6-3.
DIRECT INPUTS
See page 6-4.
CONTACT OUTPUTS
See page 6-4.
VIRTUAL OUTPUTS
See page 6-4.
AUTORECLOSE
See page 6-5.
REMOTE DEVICES STATUS
See page 6-5.
REMOTE DEVICES STATISTICS
See page 6-5.
CHANNEL TESTS
See page 6-6.
DIGITAL COUNTERS
See page 6-7.
SELECTOR SWITCHES
See page 6-7.
FLEX STATES
See page 6-7.
ETHERNET
See page 6-8.
ACTUAL VALUES
METERING
87L DIFFERENTIAL CURRENT
See page 6-12.
SOURCE SRC 1
See page 6-13.
SOURCE SRC 2
SYNCHROCHECK
See page 6-16.
TRACKING FREQUENCY
See page 6-17.
FLEXELEMENTS
See page 6-17.
TRANSDUCER I/O DCMA INPUTS
See page 6-18.


■■ ACTUAL VALUES
■■ RECORDS
■ TRANSDUCER I/O
■ RTD INPUTS
See page 6-18.
■ FAULT REPORTS
■
See page 6-19.
■ EVENT RECORDS
■
See page 6-21.
■ OSCILLOGRAPHY
■
See page 6-21.
■ DATA LOGGER
■
See page 6-21.
■ MAINTENANCE
■
See page 6-22.
■■ ACTUAL VALUES
■■ PRODUCT INFO
■ MODEL INFORMATION
■
See page 6-23.
■ FIRMWARE REVISIONS
■
See page 6-23.

NOTE

For status reporting, 'On' represents Logic 1 and 'Off' represents Logic 0.

6.2.1 CONTACT INPUTS

PATH: ACTUAL VALUES ⇨ STATUS ⇨ CONTACT INPUTS



The present status of the contact inputs is shown here. The first line of a message display indicates the ID of the contact input. For example, 'Cont Ip 1' refers to the contact input in terms of the default name-array index. The second line of the display indicates the logic state of the contact input.

6.2.2 VIRTUAL INPUTS

PATH: ACTUAL VALUES ⇨ STATUS ⇨⇩ VIRTUAL INPUTS



The present status of the 32 virtual inputs is shown here. The first line of a message display indicates the ID of the virtual input. For example, 'Virt Ip 1' refers to the virtual input in terms of the default name-array index. The second line of the display indicates the logic state of the virtual input.

6.2.3 REMOTE INPUTS

PATH: ACTUAL VALUES ⇨ STATUS ⇨⇩ REMOTE INPUTS



The present state of the 32 remote inputs is shown here.

The state displayed will be that of the remote point unless the remote device has been established to be "Offline" in which case the value shown is the programmed default state for the remote input.

6.2.4 DIRECT INPUTS

PATH: ACTUAL VALUES ⇩ STATUS ⇨⇩ DIRECT INPUTS



The present state of the Direct Inputs from communications channels 1 and 2 are shown here. The state displayed will be that of the remote point unless channel 1 or 2 has been declared to have "failed", in which case the value shown is the programmed default state defined in the SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ DIRECT ⇨ DIRECT INPUTS menu.

6.2.5 CONTACT OUTPUTS

PATH: ACTUAL VALUES ⇨ STATUS ⇨⇩ CONTACT OUTPUTS



The present state of the contact outputs is shown here. The first line of a message display indicates the ID of the contact output. For example, 'Cont Op 1' refers to the contact output in terms of the default name-array index. The second line of the display indicates the logic state of the contact output.

NOTE

For Form-A outputs, the state of the voltage(V) and/or current(I) detectors will show as: Off, VOff, IOff, On, VOn, and/or IOn. For Form-C outputs, the state will show as Off or On.

6.2.6 VIRTUAL OUTPUTS

PATH: ACTUAL VALUES ⇨ STATUS ⇨⇩ VIRTUAL OUTPUTS



The present state of up to 64 virtual outputs is shown here. The first line of a message display indicates the ID of the virtual output. For example, 'Virt Op 1' refers to the virtual output in terms of the default name-array index. The second line of the display indicates the logic state of the virtual output, as calculated by the FlexLogic™ equation for that output.

6.2.7 AUTORECLOSE

PATH: ACTUAL VALUES ⇨ STATUS ⇨⇩ AUTORECLOSE

The automatic reclosure shot count is shown here.

6.2.8 REMOTE DEVICES

a) STATUS

PATH: ACTUAL VALUES ⇨ STATUS ⇨⇩ REMOTE DEVICES STATUS



The present state of up to 16 programmed Remote Devices is shown here. The **ALL REMOTE DEVICES ONLINE** message indicates whether or not all programmed Remote Devices are online. If the corresponding state is "No", then at least one required Remote Device is not online.

b) STATISTICS

PATH: ACTUAL VALUES ⇨ STATUS ⇨⇩ REMOTE DEVICES STATISTICS ⇨ REMOTE DEVICE 1(16)



Statistical data (2 types) for up to 16 programmed Remote Devices is shown here.

The **StNum** number is obtained from the indicated Remote Device and is incremented whenever a change of state of at least one DNA or UserSt bit occurs. The **SqNum** number is obtained from the indicated Remote Device and is incremented whenever a GOOSE message is sent. This number will rollover to zero when a count of 4,294,967,295 is incremented.

6.2.9 CHANNEL TESTS

PATH: ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS



The status information for two channels is shown here. A brief description of each actual value is below:

- **CHANNEL 1(2) STATUS**: This represents the receiver status of each channel. If the value is "OK", the 87L Differential element is enabled and data is being received from the remote terminal; If the value is "FAIL", the 87L element is enabled and data is not being received from the remote terminal. If "n/a", the 87L element is disabled.
- **CHANNEL 1(2) LOST PACKETS**: Current, timing, and control data is transmitted to the remote terminals in data packets at a rate of 2 packets/cycle. The number of lost packets represents data packets lost in transmission; this count can be reset through the **COMMANDS ⇨⇩ CLEAR RECORDS** menu.
- **CHANNEL 1(2) LOCAL LOOPBACK STATUS:** The result of the local loopback test is displayed here.
- **CHANNEL 1(2) REMOTE LOOPBACK STATUS**: The result of the remote loopback test is displayed here.
- **CHANNEL 1(2) LOOP DELAY**: Displays the round trip channel delay (including loopback processing time of the remote relay) computed during a remote loopback test under normal relay operation, in milliseconds (ms).
- **CHANNEL 1(2) ASYMMETRY**: The result of channel asymmetry calculations derived from GPS signal is being displayed here for both channels if **CHANNEL ASYMMETRY** is "Enabled". A positive "+" sign indicates the transit delay in the transmitting direction is less than the delay in the receiving direction; a negative "–" sign indicates the transit delay in

the transmitting direction is more than the delay in the receiving direction. A displayed value of "0.0" indicates that either asymmetry is not present or can not be estimated due to failure with local/remote GPS clock source.

- **VALIDITY OF CHANNEL CONFIGURATION**: The current state of the communications channel identification check, and hence validity, is displayed here. If a remote relay ID number does not match the programmed number at the local relay, the "FAIL" value is displayed. The "n/a" value appears if the Local relay ID is set to a default value of "0" or if the 87L element is disabled. Refer to **SETTINGS ⇨⇩ SYSTEM SETUP ⇨⇩ L90 POWER SYSTEM** section for more information
- **PFLL STATUS**: This value represents the status of the Phase & Frequency Locked Loop Filter which uses timing information from local & remote terminals to synchronize the clocks of all terminals. If **PFLL STATUS** is "OK", the clocks of all terminals are synchronized and 87L protection is enabled. If it is "FAIL", the clocks of all terminals are not synchronized and 87L protection is disabled. If "n/a", then PFLL is disabled.

NOTE

At startup, the clocks of all terminals are not synchronized and the PFLL status displayed is FAIL. It takes up to 8 seconds after startup for the value displayed to change from FAIL to OK.

6.2.10 DIGITAL COUNTERS

PATH: ACTUAL VALUES ⇨ STATUS ⇨⇩ DIGITAL COUNTERS ⇨ DIGITAL COUNTERS Counter 1(8)

```
■ DIGITAL COUNTERS
■ Counter 1
```

```
Counter 1     ACCUM:
          0
```

MESSAGE

```
Counter 1    FROZEN:
          0
```

MESSAGE

```
Counter 1    FROZEN:
YYYY/MM/DD HH:MM:SS
```

MESSAGE

```
Counter 1    MICROS:
          0
```

The present status of the 8 digital counters is shown here. The status of each counter, with the user-defined counter name, includes the accumulated and frozen counts (the count units label will also appear). Also included, is the date/time stamp for the frozen count. The **Counter n MICROS** value refers to the microsecond portion of the time stamp.

6.2.11 SELECTOR SWITCHES

PATH: ACTUAL VALUES ⇨ STATUS ⇨⇩ SELECTOR SWITCHES

```
■ SELECTOR SWITCHES
■
```

```
SELECTOR SWITCH 1
POSITION: 0/7
```

Range: Current Position / 7

MESSAGE

```
SELECTOR SWITCH 2
POSITION: 0/7
```

Range: Current Position / 7

The display shows both the current position and the full range. The current position only (an integer from 0 through 7) is the actual value.

6.2.12 FLEX STATES

PATH: ACTUAL VALUES ⇨ STATUS ⇨⇩ FLEX STATES

```
■ FLEX STATES
■
```

```
PARAM   1: Off
Off
```

Range: Off, On

↓

MESSAGE

```
PARAM 256: Off
Off
```

Range: Off, On

There are 256 FlexState bits available. The second line value indicates the state of the given FlexState bit.

6.2.13 ETHERNET

PATH: ACTUAL VALUES ⇨ STATUS ⇨⇩ ETHERNET



a) UR CONVENTION FOR MEASURING POWER AND ENERGY

The following figure illustrates the conventions established for use in UR-series relays.



Figure 6–1: FLOW DIRECTION OF SIGNED VALUES FOR WATTS AND VARS

b) UR CONVENTION FOR MEASURING PHASE ANGLES

All phasors calculated by UR-series relays and used for protection, control and metering functions are rotating phasors that maintain the correct phase angle relationships with each other at all times.

For display and oscillography purposes, all phasor angles in a given relay are referred to an AC input channel pre-selected by the **SETTINGS** ⇨⇩ **SYSTEM SETUP** ⇨⇩ **POWER SYSTEM** ⇨⇩ **FREQUENCY AND PHASE REFERENCE** setting. This setting defines a particular Source to be used as the reference.

The relay will first determine if any “Phase VT” bank is indicated in the Source. If it is, voltage channel VA of that bank is used as the angle reference. Otherwise, the relay determines if any “Aux VT” bank is indicated; if it is, the auxiliary voltage channel of that bank is used as the angle reference. If neither of the two conditions is satisfied, then two more steps of this hierarchical procedure to determine the reference signal include “Phase CT” bank and “Ground CT” bank.

If the AC signal pre-selected by the relay upon configuration is not measurable, the phase angles are not referenced. The phase angles are assigned as positive in the leading direction, and are presented as negative in the lagging direction, to more closely align with power system metering conventions. This is illustrated below.



Figure 6–2: UR PHASE ANGLE MEASUREMENT CONVENTION

c) UR CONVENTION FOR MEASURING SYMMETRICAL COMPONENTS

The UR-series of relays calculate voltage symmetrical components for the power system phase A line-to-neutral voltage, and symmetrical components of the currents for the power system phase A current. Owing to the above definition, phase angle relations between the symmetrical currents and voltages stay the same irrespective of the connection of instrument transformers. This is important for setting directional protection elements that use symmetrical voltages.

For display and oscillography purposes the phase angles of symmetrical components are referenced to a common reference as described in the previous sub-section.

WYE-CONNECTED INSTRUMENT TRANSFORMERS:

- ABC phase rotation:

$$V\_0 = \frac{1}{3}(V_{AG} + V_{BG} + V_{CG})$$

$$V\_1 = \frac{1}{3}(V_{AG} + aV_{BG} + a^2V_{CG})$$

$$V\_2 = \frac{1}{3}(V_{AG} + a^2V_{BG} + aV_{CG})$$

- ACB phase rotation:

$$V\_0 = \frac{1}{3}(V_{AG} + V_{BG} + V_{CG})$$

$$V\_1 = \frac{1}{3}(V_{AG} + a^2V_{BG} + aV_{CG})$$

$$V\_2 = \frac{1}{3}(V_{AG} + aV_{BG} + a^2V_{CG})$$

The above equations apply to currents as well.

DELTA-CONNECTED INSTRUMENT TRANSFORMERS:

- ABC phase rotation:

$$V\_0 = \text{N/A}$$

$$V\_1 = \frac{1\angle -30^\circ}{3\sqrt{3}}(V_{AB} + aV_{BC} + a^2V_{CA})$$

$$V\_2 = \frac{1\angle 30^\circ}{3\sqrt{3}}(V_{AB} + a^2V_{BC} + aV_{CA})$$

- ACB phase rotation:

$$V\_0 = \text{N/A}$$

$$V\_1 = \frac{1\angle 30^\circ}{3\sqrt{3}}(V_{AB} + a^2V_{BC} + aV_{CA})$$

$$V\_2 = \frac{1\angle -30^\circ}{3\sqrt{3}}(V_{AB} + aV_{BC} + a^2V_{CA})$$

The zero-sequence voltage is not measurable under the Delta connection of instrument transformers and is defaulted to zero. The table below shows an example of symmetrical components calculations for the ABC phase rotation.

Table 6–1: SYMMETRICAL COMPONENTS CALCULATION EXAMPLE

SYSTEM VOLTAGES, SEC. V *						VT CONN.	UR INPUTS, SEC. V			SYMM. COMP, SEC. V		
V_{AG}	V_{BG}	V_{CG}	V_{AB}	V_{BC}	V_{CA}		F5AC	F6AC	F7AC	V_0	V_1	V_2
13.9 ∠0°	76.2 ∠–125°	79.7 ∠–250°	84.9 ∠–313°	138.3 ∠–97°	85.4 ∠–241°	WYE	13.9 ∠0°	76.2 ∠–125°	79.7 ∠–250°	19.5 ∠–192°	56.5 ∠–7°	23.3 ∠–187°
UNKNOWN (only V_1 and V_2 can be determined)			84.9 ∠0°	138.3 ∠–144°	85.4 ∠–288°	DELTA	84.9 ∠0°	138.3 ∠–144°	85.4 ∠–288°	N/A	56.5 ∠–54°	23.3 ∠–234°

* The power system voltages are phase-referenced – for simplicity – to *VAG* and *VAB*, respectively. This, however, is a relative matter. It is important to remember that the L90 displays are always referenced as specified under **SETTINGS ⇨⇩ SYSTEM SETUP ⇨⇩ POWER SYSTEM ⇨⇩ FREQUENCY AND PHASE REFERENCE**.

The example above is illustrated in the following figure.



Figure 6–3: MEASUREMENT CONVENTION FOR SYMMETRICAL COMPONENTS

PATH: ACTUAL VALUES ⇨⇩ METERING ⇨ 87L DIFFERENTIAL CURRENT



Primary real current values measured are displayed here for all line terminals in fundamental phasor form. All angles are shown with respect to the reference common for all L90 relays, i.e. frequency, source currents and voltages chosen. Real measured primary differential current is displayed for the local relay.

NOTE

Terminal 1 refers to the communication channel 1 interface to a remote L90 at terminal 1. Terminal 2 refers to the communication channel 2 interface to a remote L90 at terminal 2.

PATH: ACTUAL VALUES ⇨⇩ METERING ⇨ SOURCE SRC 1 ⇨

NOTE

Because energy values are accumulated, these values should be recorded and then reset immediately prior to changing CT or VT characteristics.




MESSAGE
SRC 1 PHASOR Vbg:
0.000 V 0.0°
MESSAGE
SRC 1 PHASOR Vcg:
0.000 V 0.0°
MESSAGE
SRC 1 RMS Vab:
0.000 V
MESSAGE
SRC 1 RMS Vbc:
0.000 V
MESSAGE
SRC 1 RMS Vca:
0.000 V
MESSAGE
SRC 1 PHASOR Vab:
0.000 V 0.0°
MESSAGE
SRC 1 PHASOR Vbc:
0.000 V 0.0°
MESSAGE
SRC 1 PHASOR Vca:
0.000 V 0.0°
MESSAGE
SRC 1 ZERO SEQ V0:
0.000 V 0.0°
MESSAGE
SRC 1 POS SEQ V1:
0.000 V 0.0°
MESSAGE
SRC 1 NEG SEQ V2:
0.000 V 0.0°
AUXILIARY VOLTAGE
SRC 1
SRC 1 RMS Vx:
0.000 V
MESSAGE
SRC 1 PHASOR Vx:
0.000 V 0.0°
POWER
SRC 1
SRC 1 REAL POWER
3ϕ: 0.000 W
MESSAGE
SRC 1 REAL POWER
ϕa: 0.000 W
MESSAGE
SRC 1 REAL POWER
ϕb: 0.000 W
MESSAGE
SRC 1 REAL POWER
ϕc: 0.000 W
MESSAGE
SRC 1 REACTIVE PWR
3ϕ: 0.000 var
MESSAGE
SRC 1 REACTIVE PWR
ϕa: 0.000 var
MESSAGE
SRC 1 REACTIVE PWR
ϕb: 0.000 var
MESSAGE
SRC 1 REACTIVE PWR
ϕc: 0.000 var


MESSAGE
SRC 1 APPARENT PWR
3ϕ: 0.000 VA
MESSAGE
SRC 1 APPARENT PWR
ϕa: 0.000 VA
MESSAGE
SRC 1 APPARENT PWR
ϕb: 0.000 VA
MESSAGE
SRC 1 APPARENT PWR
ϕc: 0.000 VA
MESSAGE
SRC 1 POWER FACTOR
3ϕ: 1.000
MESSAGE
SRC 1 POWER FACTOR
ϕa: 1.000
MESSAGE
SRC 1 POWER FACTOR
ϕb: 1.000
MESSAGE
SRC 1 POWER FACTOR
ϕc: 1.000
ENERGY
SRC 1
SRC 1 POS WATTHOUR:
0.000 Wh
MESSAGE
SRC 1 NEG WATTHOUR:
0.000 Wh
MESSAGE
SRC 1 POS VARHOUR:
0.000 varh
MESSAGE
SRC 1 NEG VARHOUR:
0.000 varh
DEMAND
SRC 1
SRC 1 DMD IA:
0.000 A
MESSAGE
SRC 1 DMD IA MAX:
0.000 A
MESSAGE
SRC 1 DMD IA DATE:
2001/07/31 16:30:07
MESSAGE
SRC 1 DMD IB:
0.000 A
MESSAGE
SRC 1 DMD IB MAX:
0.000 A
MESSAGE
SRC 1 DMD IB DATE:
2001/07/31 16:30:07
MESSAGE
SRC 1 DMD IC:
0.000 A
MESSAGE
SRC 1 DMD IC MAX:
0.000 A
MESSAGE
SRC 1 DMD IC DATE:
2001/07/31 16:30:07



Two identical Source menus are available. The "SRC 1" text will be replaced by whatever name was programmed by the user for the associated source (see **SETTINGS ⇨⇩ SYSTEM SETUP ⇨⇩ SIGNAL SOURCES**).

The relay measures (absolute values only) **SOURCE DEMAND** on each phase and average three phase demand for real, reactive, and apparent power. These parameters can be monitored to reduce supplier demand penalties or for statistical metering purposes. Demand calculations are based on the measurement type selected in the **SETTINGS ⇩ PRODUCT SETUP ⇨⇩ DEMAND** menu. For each quantity, the relay displays the demand over the most recent demand time interval, the maximum demand since the last maximum demand reset, and the time and date stamp of this maximum demand value. Maximum demand quantities can be reset to zero with the **CLEAR RECORDS ⇨⇩ CLEAR DEMAND RECORDS** command.

SOURCE FREQUENCY is measured via software-implemented zero-crossing detection of an AC signal. The signal is either a Clarke transformation of three-phase voltages or currents, auxiliary voltage, or ground current as per source configuration (see the **SYSTEM SETUP ⇨⇩ POWER SYSTEM** settings). The signal used for frequency estimation is low-pass filtered. The final frequency measurement is passed through a validation filter that eliminates false readings due to signal distortions and transients. If the 87L function is enabled, then dedicated 87L frequency tracking is engaged. In this case, the relay uses the **METERING ⇨⇩ TRACKING FREQUENCY ⇨ TRACKING FREQUENCY** value for all computations, overriding the **SOURCE FREQUENCY** value.

6.3.4 SYNCHROCHECK

PATH: ACTUAL VALUES ⇨⇩ METERING ⇨⇩ SYNCHROCHECK ⇨ SYNCHROCHECK 1(2)



The Actual Values menu for Synchrocheck 2 is identical to that of Synchrocheck 1. If a Synchrocheck function setting is set to "Disabled", the corresponding actual values menu item will not be displayed.

6.3.5 TRACKING FREQUENCY

PATH: ACTUAL VALUES ⇨⇩ METERING ⇨⇩ TRACKING FREQUENCY

The tracking frequency is displayed here. The frequency is tracked based on configuration of the reference source. The **TRACKING FREQUENCY** is based upon positive sequence current phasors from all line terminals and is synchronously adjusted at all terminals. If currents are below 0.125 pu, then the **NOMINAL FREQUENCY** is used.

6.3.6 FLEXELEMENTS™

PATH: ACTUAL VALUES ⇨⇩ METERING ⇨⇩ FLEXELEMENTS ⇨ FLEXELEMENT 1(8)

The operating signals for the FlexElements are displayed in pu values using the following definitions of the base units.

Table 6–2: FLEXELEMENT™ BASE UNITS

87L SIGNALS (Local IA Mag, IB, and IC) (Diff Curr IA Mag, IB, and IC) (Terminal 1 IA Mag, IB, and IC) (Terminal 2 IA Mag, IB and IC)	I_{BASE} = maximum primary RMS value of the +IN and –IN inputs (CT primary for source currents, and 87L source primary current for line differential currents)
87L SIGNALS (Op Square Curr IA, IB, and IC) (Rest Square Curr IA, IB, and IC)	BASE = Squared CT secondary of the 87L source
BREAKER ARCING AMPS (Brk X Arc Amp A, B, and C)	BASE = 2000 $kA^2 \times$ cycle
dcmA	BASE = maximum value of the **DCMA INPUT MAX** setting for the two transducers configured under the +IN and –IN inputs.
FREQUENCY	f_{BASE} = 1 Hz
PHASE ANGLE	φ_{BASE} = 360 degrees (see the UR angle referencing convention)
POWER FACTOR	PF_{BASE} = 1.00
RTDs	BASE = 100°C
SOURCE CURRENT	I_{BASE} = maximum nominal primary RMS value of the +IN and –IN inputs
SOURCE ENERGY (SRC X Positive and Negative Watthours); (SRC X Positive and Negative Varhours)	E_{BASE} = 10000 MWh or MVAh, respectively
SOURCE POWER	P_{BASE} = maximum value of $V_{BASE} \times I_{BASE}$ for the +IN and –IN inputs
SOURCE VOLTAGE	V_{BASE} = maximum nominal primary RMS value of the +IN and –IN inputs
SYNCHROCHECK (Max Delta Volts)	V_{BASE} = maximum primary RMS value of all the sources related to the +IN and –IN inputs

6.3.7 TRANSDUCER I/O

PATH: ACTUAL VALUES ⇨⇩ METERING ⇨⇩ TRANSDUCER I/O DCMA INPUTS ⇨ DCMA INPUT xx

Actual values for each dcmA input channel that is Enabled are displayed with the top line as the programmed Channel "ID" and the bottom line as the value followed by the programmed units.

PATH: ACTUAL VALUES ⇨⇩ METERING ⇨⇩ TRANSDUCER I/O RTD INPUTS ⇨ RTD INPUT xx

Actual values for each RTD input channel that is Enabled are displayed with the top line as the programmed Channel "ID" and the bottom line as the value.

PATH: ACTUAL VALUES ⇨⇩ RECORDS ⇨ FAULT REPORTS

```
NO FAULTS TO REPORT
```

or

```
■ FAULT REPORT #
■
```

		Range:
	FAULT # DATE: 2000/08/11	*YYYY/MM/DD*
MESSAGE	FAULT # TIME: 00:00:00.000000	*HH:MM:SS.ssssss*
MESSAGE	FAULT # TYPE: ABG	*where applicable; not seen if the source VTs are in the "Delta" configuration*
MESSAGE	FAULT # LOCATION 00.0 km	*where applicable; not seen if the source VTs are in the "Delta" configuration*
MESSAGE	FAULT # RECLOSE SHOT: 0	*where applicable*

The latest 10 fault reports can be stored. The most recent fault location calculation (when applicable) is displayed in this menu, along with the date and time stamp of the event which triggered the calculation. See the SETTINGS ⇨ PRODUCT SETUP ⇨⇩ FAULT REPORT menu for assigning the Source and Trigger for fault calculations. Refer to the COMMANDS ⇨⇩ CLEAR RECORDS menu for clearing fault reports.

Fault Type determination is required for calculation of Fault Location – the algorithm uses the angle between the negative and positive sequence components of the relay currents. To improve accuracy and speed of operation, the fault components of the currents are used, i.e., the pre-fault phasors are subtracted from the measured current phasors. In addition to the angle relationships, certain extra checks are performed on magnitudes of the negative and zero sequence currents.

The single-ended fault location method assumes that the fault components of the currents supplied from the local (A) and remote (B) systems are in phase. The figure below shows an equivalent system for fault location.



Figure 6–4: EQUIVALENT SYSTEM FOR FAULT LOCATION

The following equations hold true for this equivalent system.

$$V_A = m \cdot Z \cdot I_A + R_F \cdot (I_A + I_B) \quad \textbf{(EQ 6.1)}$$

where: m = sought pu distance to fault, Z = positive sequence impedance of the line.

The currents from the local and remote systems can be parted between their fault (F) and pre-fault load (pre) components:

$$I_A = I_{AF} + I_{Apre} \quad \textbf{(EQ 6.2)}$$

and neglecting shunt parameters of the line:

$$I_B = I_{BF} - I_{Apre} \quad \textbf{(EQ 6.3)}$$

Inserting Equations 6.2 and 6.3 into Equation 6.1 and solving for the fault resistance yields:

$$R_F = \frac{V_A - m \cdot Z \cdot I_A}{I_{AF} \cdot \left(1 + \frac{I_{BF}}{I_{AF}}\right)} \quad \textbf{(EQ 6.4)}$$

Assuming the fault components of the currents, I_{AF} and I_{BF} are in phase, and observing that the fault resistance, as impedance, does not have any imaginary part gives:

$$\mathrm{Im}\left(\frac{V_A - m \cdot Z \cdot I_A}{I_{AF}}\right) = 0 \quad \textbf{(EQ 6.5)}$$

where: Im() represents the imaginary part of a complex number. Equation 6.5 solved for the unknown *m* creates the following fault location algorithm:

$$m = \frac{\mathrm{Im}(V_A \cdot I_{AF}^*)}{\mathrm{Im}(Z \cdot I_A \cdot I_{AF}^*)} \quad \textbf{(EQ 6.6)}$$

where: * denotes the complex conjugate and

$$I_{AF} = I_A - I_{Apre} \quad \textbf{(EQ 6.7)}$$

Depending on the fault type, appropriate voltage and current signals are selected from the phase quantities before applying Equations 6.6 and 6.7 (the superscripts denote phases, the subscripts denote stations):

- For AG faults: $V_A = V_A^A$, $I_A = I_A^A + K_0 \cdot I_{0A}$
- For BG faults: $V_A = V_A^B$, $I_A = I_A^B + K_0 \cdot I_{0A}$
- For CG faults: $V_A = V_A^C$, $I_A = I_A^{BC} + K_0 \cdot I_{0A}$
- For AB and ABG faults: $V_A = V_A^A - V_A^B$, $I_A = I_A^A - I_A^B$
- For BC and BCG faults: $V_A = V_A^B - V_A^C$, $I_A = I_A^B - I_A^C$
- For CA and CAG faults: $V_A = V_A^C - V_A^A$, $I_A = I_A^C - I_A^A$
  where K_0 is the zero sequence compensation factor (for the first six equations above)
- For ABC faults, all three AB, BC, and CA loops are analyzed and the final result is selected based upon consistency of the results

The element calculates the distance to the fault (with *m* in miles or kilometers) and the phases involved in the fault.



Figure 6–5: FAULT LOCATOR SCHEME

NOTE

Since the Fault Locator algorithm is based on the single-end measurement method, in 3-terminal configuration the estimation of fault location may not be correct at all 3 terminals especially if fault occurs behind the line's tap respective to the given relay.

6.4.2 EVENT RECORDS

PATH: ACTUAL VALUES ⇨⇩ RECORDS ⇨⇩ EVENT RECORDS



The Event Records menu shows the contextual data associated with up to the last 1024 events, listed in chronological order from most recent to oldest. If all 1024 event records have been filled, the oldest record will be removed as a new record is added. Each event record shows the event identifier/sequence number, cause, and date/time stamp associated with the event trigger. Refer to the COMMANDS ⇩ CLEAR RECORDS menu for clearing event records.

6.4.3 OSCILLOGRAPHY

PATH: ACTUAL VALUES ⇨⇩ RECORDS ⇨⇩ OSCILLOGRAPHY



This menu allows the user to view the number of triggers involved and number of oscillography traces available. The 'cycles per record' value is calculated to account for the fixed amount of data storage for oscillography. See the Oscillography section of Chapter 5 for further details.

A trigger can be forced here at any time by setting "Yes" to the **FORCE TRIGGER?** command. Refer to the COMMANDS ⇨⇩ CLEAR RECORDS menu for clearing the oscillography records.

6.4.4 DATA LOGGER

PATH: ACTUAL VALUES ⇨⇩ RECORDS ⇨⇩ DATA LOGGER



The **OLDEST SAMPLE TIME** is the time at which the oldest available samples were taken. It will be static until the log gets full, at which time it will start counting at the defined sampling rate. The **NEWEST SAMPLE TIME** is the time the most recent samples were taken. It counts up at the defined sampling rate. If Data Logger channels are defined, then both values are static.

Refer to the COMMANDS ⇨⇩ CLEAR RECORDS menu for clearing data logger records.

6.4.5 BREAKER MAINTENANCE

PATH: ACTUAL VALUES ⇨⇩ RECORDS ⇨⇩ MAINTENANCE ⇨ BREAKER 1(2)



There is an identical Actual Value menu for each of the 2 Breakers. The **BKR 1 ARCING AMP** values are in units of kA^2-cycles. Refer to the **COMMANDS** ⇨⇩ **CLEAR RECORDS** menu for clearing breaker arcing current records.

6.5.1 MODEL INFORMATION

PATH: ACTUAL VALUES ⇨⇩ PRODUCT INFO ⇨ MODEL INFORMATION



Example code shown

Range: YYYY/MM/DD HH:MM:SS

The product order code, serial number, Ethernet MAC address, date/time of manufacture, and operating time are shown here.

6.5.2 FIRMWARE REVISIONS

PATH: ACTUAL VALUES ⇨⇩ PRODUCT INFO ⇨⇩ FIRMWARE REVISIONS



Range: 0.00 to 655.35
Revision number of the application firmware.

Range: 0 to 65535 (ID of the MOD FILE)
Value is 0 for each standard firmware release.

Range: 0.00 to 655.35
Revision number of the boot program firmware.

Range: 0.00 to 655.35
Revision number of faceplate program firmware.

Range: Any valid date and time.
Date and time when product firmware was built.

Range: Any valid date and time.
Date and time when the boot program was built.

The shown data is illustrative only. A modification file number of 0 indicates that, currently, no modifications have been installed.

7.1.1 COMMANDS MENU



The Commands menu contains relay directives intended for operations personnel. All commands can be protected from unauthorized access via the Command Password; see the Password Security section of Chapter 5. The following flash message appears after successfully command entry:

7.1.2 VIRTUAL INPUTS

PATH: COMMANDS ⇩ COMMANDS VIRTUAL INPUTS



The states of up to 32 virtual inputs are changed here. The first line of the display indicates the ID of the virtual input. The second line indicates the current or selected status of the virtual input. This status will be a logical state 'Off' (0) or 'On' (1).

7.1.3 CLEAR RECORDS

PATH: COMMANDS ⇩ COMMANDS CLEAR RECORDS





This menu contains commands for clearing historical data such as the Event Records. Data is cleared by changing a command setting to "Yes" and pressing the ENTER key. After clearing data, the command setting automatically reverts to "No".

7.1.4 SET DATE AND TIME

PATH: COMMANDS ⇩ SET DATE AND TIME



The date and time can be entered here via the faceplate keypad only if the IRIG-B or SNTP signal is not in use. The time setting is based on the 24-hour clock. The complete date, as a minimum, must be entered to allow execution of this command. The new time will take effect at the moment the ENTER key is clicked.

7.1.5 RELAY MAINTENANCE

PATH: COMMANDS ⇩ RELAY MAINTENANCE



This menu contains commands for relay maintenance purposes. Commands are activated by changing a command setting to "Yes" and pressing the ENTER key. The command setting will then automatically revert to "No".

The **PERFORM LAMPTEST** command turns on all faceplate LEDs and display pixels for a short duration. The **UPDATE ORDER CODE** command causes the relay to scan the backplane for the hardware modules and update the order code to match. If an update occurs, the following message is shown.

There is no impact if there have been no changes to the hardware modules. When an update does not occur, the **ORDER CODE NOT UPDATED** message will be shown.

7.2.1 TARGETS MENU



The status of any active targets will be displayed in the Targets menu. If no targets are active, the display will read **No Active Targets**:

7.2.2 TARGET MESSAGES

When there are no active targets, the first target to become active will cause the display to immediately default to that message. If there are active targets and the user is navigating through other messages, and when the default message timer times out (i.e. the keypad has not been used for a determined period of time), the display will again default back to the target message.

The range of variables for the target messages is described below. Phase information will be included if applicable. If a target message status changes, the status with the highest priority will be displayed.

Table 7–1: TARGET MESSAGE PRIORITY STATUS

PRIORITY	ACTIVE STATUS	DESCRIPTION
1	OP	element operated and still picked up
2	PKP	element picked up and timed out
3	LATCHED	element had operated but has dropped out

If a self test error is detected, a message appears indicating the cause of the error. For example **UNIT NOT PROGRAMMED** indicates that the minimal relay settings have not been programmed.

7.2.3 RELAY SELF-TESTS

The relay performs a number of self-test diagnostic checks to ensure device integrity. The two types of self-tests (major and minor) are listed in the tables below. When either type of self-test error occurs, the Trouble LED Indicator will turn on and a target message displayed. All errors record an event in the event recorder. Latched errors can be cleared by pressing the RESET key, providing the condition is no longer present.

Major self-test errors also result in the following:

- the critical fail relay on the power supply module is de-energized
- all other output relays are de-energized and are prevented from further operation
- the faceplate In Service LED indicator is turned off
- a RELAY OUT OF SERVICE event is recorded

Most of the minor self-test errors can be disabled. Refer to the settings in the User-Programmable Self-Tests section in Chapter 5 for additional details.

Table 7–2: MAJOR SELF-TEST ERROR MESSAGES

SELF-TEST ERROR MESSAGE	LATCHED TARGET MESSAGE?	DESCRIPTION OF PROBLEM	HOW OFTEN THE TEST IS PERFORMED	WHAT TO DO
DSP ERRORS: A/D Calibration, A/D Interrupt, A/D Reset, Inter DSP Rx, Sample Int, Rx Interrupt, Tx Interrupt, Rx Sample Index, Invalid Settings, Rx Checksum	Yes	CT/VT module with digital signal processor may have a problem.	Every 1/8th of a cycle.	Cycle the control power (if the problem recurs, contact the factory).
DSP ERROR: INVALID REVISION	Yes	One or more DSP modules in a multiple DSP unit has Rev. C hardware	Rev. C DSP needs to be replaced with a Rev. D DSP.	Contact the factory
EQUIPMENT MISMATCH with 2nd-line detail message	No	Configuration of modules does not match the order code stored in the CPU.	On power up; thereafter, the backplane is checked for missing cards every 5 seconds.	Check all modules against the order code, ensure they are inserted properly, and cycle control power (if problem persists, contact factory).
FLEXLOGIC ERR TOKEN with 2nd-line detail message	No	FlexLogic™ equations do not compile properly.	Event driven; whenever FlexLogic™ equations are modified.	Finish all equation editing and use self test to debug any errors.
LATCHING OUTPUT ERROR	No	Discrepancy in the position of a latching contact between relay firmware and hardware has been detected.	Every 1/8th of a cycle.	Latching output module failed. Replace the Module.
PROGRAM MEMORY Test Failed	Yes	Error was found while checking Flash memory.	Once flash is uploaded with new firmware.	Contact the factory.
UNIT NOT CALIBRATED	No	Settings indicate the unit is not calibrated.	On power up.	Contact the factory.
UNIT NOT PROGRAMMED	No	**PRODUCT SETUP** ⇨⇩ **INSTALLATION** setting indicates relay is not in a programmed state.	On power up and whenever the **RELAY PROGRAMMED** setting is altered.	Program all settings (especially those under **PRODUCT SETUP** ⇨⇩ **INSTALLATION**).

Table 7–3: MINOR SELF-TEST ERROR MESSAGES

SELF-TEST ERROR MESSAGE	LATCHED TARGET MESSAGE	DESCRIPTION OF PROBLEM	HOW OFTEN THE TEST IS PERFORMED	WHAT TO DO
BATTERY FAIL	Yes	Battery is not functioning.	Monitored every 5 seconds. Reported after 1 minute if problem persists.	Replace the battery located in the power supply module (1H or 1L).
DIRECT RING BREAK	No	Direct I/O settings configured for a ring, but the connection is not in a ring.	Every second.	Check Direct I/O configuration and/or wiring.
DIRECT DEVICE OFF	No	Direct Device is configured but not connected	Every second.	Check Direct I/O configuration and/or wiring.
EEPROM DATA ERROR	Yes	The non-volatile memory has been corrupted.	On power up only.	Contact the factory.
IRIG-B FAILURE	No	Bad IRIG-B input signal.	Monitored whenever an IRIG-B signal is received.	Ensure IRIG-B cable is connected, check cable functionality (i.e. look for physical damage or perform continuity test), ensure IRIG-B receiver is functioning, and check input signal level (it may be less than specification). If none of these apply, contact the factory.
LATCHING OUT ERROR	Yes	Latching output failure.	Event driven.	Contact the factory.
LOW ON MEMORY	Yes	Memory is close to 100% capacity	Monitored every 5 seconds.	Contact the factory.
PRI ETHERNET FAIL	Yes	Primary Ethernet connection failed	Monitored every 2 seconds	Check connections.
PROTOTYPE FIRMWARE	Yes	A prototype version of the firmware is loaded.	On power up only.	Contact the factory.
REMOTE DEVICE OFF	No	One or more GOOSE devices are not responding	Event driven. Occurs when a device programmed to receive GOOSE messages stops receiving. Every 1 to 60 s., depending on GOOSE packets.	Check GOOSE setup
SEC ETHERNET FAIL	Yes	Sec. Ethernet connection failed	Monitored every 2 seconds	Check connections.
SNTP FAILURE	No	SNTP server not responding.	10 to 60 seconds.	Check SNTP configuration and/or network connections.
SYSTEM EXCEPTION	Yes	Abnormal restart from modules being removed/inserted when powered-up, abnormal DC supply, or internal relay failure.	Event driven.	Contact the factory.
WATCHDOG ERROR	No	Some tasks are behind schedule	Event driven.	Contact the factory.

8.1.1 L90 DESIGN

All differential techniques rely on the fact that under normal conditions, the sum of the currents entering each phase of a transmission line from all connected terminals is equal to the charging current for that phase. Beyond the fundamental differential principle, the three most important technical considerations are; data consolidation, restraint characteristic, and sampling synchronization. The L90 uses new and unique concepts in these areas.

Data consolidation refers to the extraction of appropriate parameters to be transmitted from raw samples of transmission line phase currents. By employing data consolidation, a balance is achieved between transient response and bandwidth requirements. Consolidation is possible along two dimensions: time and phases. Time consolidation consists of combining a time sequence of samples to reduce the required bandwidth. Phase consolidation consists of combining information from three phases and neutral. Although phase consolidation is possible, it is generally not employed in digital schemes, because it is desired to detect which phase is faulted. The L90 relay transmits data for all three phases.

Time consolidation reduces communications bandwidth requirements. Time consolidation also improves security by eliminating the possibility of falsely interpreting a single corrupted data sample as a fault.

The L90 relay system uses a new consolidation technique called “phaselets”. Phaselets are partial sums of the terms involved in a complete phasor computation. The use of phaselets in the L90 design improves the transient response performance without increasing the bandwidth requirements.

Phaselets themselves are not the same as phasors, but they can be combined into phasors over any time window that is aligned with an integral number of phaselets (see the Phaselet Computation section in this chapter for details). The number of phaselets that must be transmitted per cycle per phase is the number of samples per cycle divided by the number of samples per phaselet. The L90 design uses 64 samples per cycle and 32 samples per phaselet, leading to a phaselet communication bandwidth requirement of 2 phaselets per cycle. Two phaselets per cycle fits comfortably within a communications bandwidth of 64 Kbaud, and can be used to detect faults within a half cycle plus channel delay.

The second major technical consideration is the restraint characteristic, which is the decision boundary between situations that are declared to be a fault and those that are not. The L90 uses an innovative adaptive decision process based on an on-line computation of the sources of measurement error. In this adaptive approach, the restraint region is an ellipse with variable major axis, minor axis, and orientation. Parameters of the ellipse vary with time to make best use of the accuracy of current measurements.

The third major element of L90 design is sampling synchronization. In order for a differential scheme to work, the data being compared must be taken at the same time. This creates a challenge when data is taken at remote locations.

The GE approach to clock synchronization relies upon distributed synchronization. Distributed synchronization is accomplished by synchronizing the clocks to each other rather than to a master clock. Clocks are phase synchronized to each other and frequency synchronized to the power system frequency. Each relay compares the phase of its clock to the phase of the other clocks and compares the frequency of its clock to the power system frequency and makes appropriate adjustments. As long as there are enough channels operating to provide protection, the clocks will be synchronized.

8.1.2 L90 ARCHITECTURE

The L90 system uses a peer to peer architecture in which the relays at every terminal are identical. Each relay computes differential current and clocks are synchronized to each other in a distributed fashion. The peer to peer architecture is based on two main concepts that reduce the dependence of the system on the communication channels: replication of protection and distributed synchronization.

Replication of protection means that each relay is designed to be able to provide protection for the entire system, and does so whenever it has enough information. Thus a relay provides protection whenever it is able to communicate directly with all other relays. For a multi-terminal system, the degree of replication is determined by the extent of communication interconnection. If there is a channel between every pair of relays, every relay provides protection. If channels are not provided between every pair of relays, only those relays that are connected to all other relays provide protection.

Each L90 relay measures three phase currents 64 times per cycle. Synchronization in sampling is maintained throughout the system via the distributed synchronization technique.

The next step is the removal of any decaying offset from each phase current measurement. This is done using a digital simulation of the so-called “mimic circuit” (based on the differential equation of the inductive circuit that generates the offset). Next, phaselets are computed by each L90 for each phase from the outputs of the mimic calculation, and transmitted to the

other relay terminals. Also, the sum of the squares of the raw data samples is computed for each phase, and transmitted with the phaselets.

At the receiving relay, the received phaselets are combined into phasors. Also, ground current is reconstructed from phase information. An elliptical restraint region is computed by combining sources of measurement error. In addition to the restraint region, a separate disturbance detector is used to enhance security.

The possibility of a fault is indicated by the detection of a disturbance as well as the sum of the current phasors falling outside of the elliptical restraint region. The statistical distance from the phasor to the restraint region is an indication of the severity of the fault. To provide speed of response that is commensurate with fault severity, the distance is filtered. For mild faults, filtering improves measurement precision at the expense of a slight delay, on the order of one cycle. Severe faults are detected within a single phaselet. Whenever the sum of phasors falls within the elliptical restraint region, the system assumes there is no fault, and uses whatever information is available for fine adjustment of the clocks.

8.1.3 REMOVAL OF DECAYING OFFSET

The inductive behavior of power system transmission lines gives rise to decaying exponential offsets during transient conditions, which could lead to errors and interfere with the determination of how well measured current fits a sinewave.

The current signals are pre-filtered using an improved digital MIMIC filter. The filter removes effectively the DC component(s) guaranteeing transient overshoot below 2% regardless of the initial magnitude and time constant of the dc component(s). The filter has significantly better filtering properties for higher frequencies as compared with a classical MIMIC filter. This was possible without introducing any significant phase delay thanks to the high sampling rate used by the relay. The output of the MIMIC calculation is the input for the phaselet computation. The MIMIC computation is applied to the data samples for each phase at each terminal. The equation shown is for one phase at one terminal.

8.1.4 PHASELET COMPUTATION

Phaselets are partial sums in the computation for fitting a sine function to measured samples. Each slave computes phaselets for each phase current and transmits phaselet information to the master for conversion into phasors. Phaselets enable the efficient computation of phasors over sample windows that are not restricted to an integer multiple of a half cycle at the power system frequency. Determining the fundamental power system frequency component of current data samples by minimizing the sum of the squares of the errors gives rise to the first frequency component of the Discrete Fourier Transform (DFT). In the case of a data window that is a multiple of a half cycle, the computation is simply sine and cosine weighted sums of the data samples. In the case of a window that is not a multiple of a half-cycle, there is an additional correction that results from the sine and cosine functions not being orthogonal over such a window. However, the computation can be expressed as a two by two matrix multiplication of the sine and cosine weighted sums.

Phaselets and sum of squares are computed for each phase at each terminal from the output of the mimic computations:

$$\mathrm{Re}(\mathrm{Phaselet}_p) = \sum_{k=p\cdot P-P+1}^{p\cdot P} \cos\left(\frac{2\pi}{N}\cdot\left(k-\frac{1}{2}\right)\right)\cdot Imimic_k$$

$$\mathrm{Im}(\mathrm{Phaselet}_p) = \sum_{k=p\cdot P-P+1}^{p\cdot P} -\sin\frac{2\pi}{N}\cdot k-\frac{1}{2}\cdot Imimic_k \qquad \textbf{(EQ 8.1)}$$

$$\mathrm{PartialSumOfSquares}_p = \sum_{k=p\cdot P-P+1}^{p\cdot P} Imimic_k{}^2$$

where: $\mathrm{Re}(\mathrm{Phaselet}_p)$, $\mathrm{Im}(\mathrm{Phaselet}_p)$ = real and imaginary components of the *p*th phaselet, respectively
$\mathrm{PartialSumOfSquares}_p$ = the *p*th partial sum of squares
p = phaselet index: there are *N* / *P* phaselets per cycle
P = number of phaselets per cycle
$Imimic_k$ = *k*th sample of the mimic output, taken *N* samples per cycle

The computation of phaselets and sum of squares is basically a consolidation process. The phaselet sums are converted into stationary phasors by multiplying by a precomputed matrix. Phaselets and partial sums of squares are computed and time stamped at each relay and communicated to the remote relay terminals, where they are added and the matrix multiplication is performed. Since the sampling clocks are synchronized, the time stamp is simply a sequence number.

8.1.5 ADAPTIVE STRATEGY

The L90 uses an adaptive restraint in which the system uses measured statistical parameters to improve performance. In particular, the system is able to adjust the restraint boundary dynamically to reflect measurement error. Also, in the peer to peer architecture, fine adjustments are made to the sampling clocks to compensate for residual timing errors. Finally, the data sampling frequency tracks the power system frequency to improve the accuracy of the phasors.

Adjustment of the restraint boundary is based on computing and adding all sources of current measurement error. (See section on On-Line Estimate of Measurement Errors for sources and details of this calculation.) Each relay performs this calculation from phaselets and sum of squares each time new information is available from remote terminals. The L90 relay computes current phasor covariance parameters for all sources of measurement error for each phase of each terminal:

CRR = expected value of the square of the error in the real part of a phasor
CRI = CIR = expected value of the product of the errors in the real and imaginary parts
CII = expected value of the square of the error in the imaginary part of a phasor

Covariance parameters for each terminal are added together for each phase, and are used to establish an elliptical restraint boundary for each phase.

Each L90 relay digital clock is phase synchronized to every other L90 relay clock and frequency synchronized to the power system. Phase synchronization controls the uncertainty in phase angle measurements and frequency synchronization eliminates errors in phasor measurement when samples do not span one exact cycle.

8.1.6 DISTURBANCE DETECTION

A disturbance detection algorithm is used to enhance security and to improve transient response. Conditions for a disturbance include the magnitude of zero sequence current, the magnitude of negative sequence current, and changes in positive, negative, or zero sequence current. When a disturbance is detected, the phaselet computation is reset and fault detection is enabled.

8.1.7 FAULT DETECTION

Normally, the sum of the current phasors from all terminals is zero for each phase at every terminal. A fault is detected for a phase when the sum of the current phasors from each terminal for that phase falls outside of a dynamic elliptical restraint boundary for that phase, based on a statistical analysis. The severity of the fault is computed from covariance parameters and the sum of the current phasor for each phase as follows.

$$\begin{aligned}\text{Severity} = {} & \text{Re}(\text{Phasor})^2 - \text{Re}(\text{Phasor}) \cdot \text{Im}(\text{Phasor}) \cdot 2 \cdot \frac{C_{R1}}{\min(C_{RR}, C_{11})} \\ & + \text{Im}(\text{Phasor})^2 - 18 \cdot \text{Restraint}^2 \cdot \max C_{RR}, C_{II}\end{aligned} \quad \textbf{(EQ 8.2)}$$

This equation is based on the covariance matrix and yields an elliptical restraint characteristic, as shown in Figure 8–3. The elliptical area is the restraint region. When the covariance of the current measurements is small, the restraint region shrinks. When the covariance increases, the restraint region grows to reflect the uncertainty of the measurement. The computed severity increases with the probability that the sum of the measured currents indicates a fault. With the exception of "Restraint", all quantities are defined in previous sections. "Restraint" is a restraint multiplier, analogous to the slope setting of traditional differential approaches, for adjusting the sensitivity of the relay. For most applications, a value of 1 is recommended. Raising the restraint multiplier corresponds statistically to demanding a greater confidence interval, and has the effect of decreasing sensitivity while lowering it is equivalent to relaxing the confidence interval and increases sensitivity. Thus, the restraint multiplier is an application adjustment that is used to achieve the desired balance between sensitivity and security.

The sum of the first and the third term of the severity equation is analogous to the operate quantity of a conventional approach, and the last term is analogous to the restraint quantity of a conventional approach. The second term arises from the orientation of the ellipse. The equation yields an adaptive elliptical restraint characteristic. The size, shape, and orientation of the ellipse adapt to power system conditions. The computed severity is zero when the operate phasor is on the elliptical boundary, is negative inside the boundary, and positive outside the boundary. Outside of the restraint boundary, the computed severity grows as the square of the fault current. The restraint area grows as the square of the error in the measurements.

It is interesting to compare the severity equation with conventional approaches that are based on operate and restraint terms. For example, one typical operating characteristic based on restraint and operating quantities is shown in Figure 8–1. The restraint current in the conventional approach is derived from the sum of the magnitudes of the terminal currents, and is analogous to the last term in the elliptical severity equation. The operating current for the conventional scheme is derived from the sum of the currents, and is analogous to the first and third term of the elliptical severity equation.



Figure 8–1: CONVENTIONAL RESTRAINT CHARACTERISTIC

Another way of plotting the conventional restraint curve as a region in the complex plane is shown in Figure 8–2. The restraint region is the area inside the circle. Whenever the sum of the current phasors falls within the circle, the conventional approach is restrained. The diameter of the circle depends on the restraint current.



Figure 8–2: CONVENTIONAL RESTRAINT CHARACTERISTIC IN TERMS OF PHASORS

The adaptive elliptical restraint has several advantages over the conventional approach. Although both the adaptive approach and the conventional approach have a restraint region that changes size, the adaptive elliptical restraint region more accurately reflects the sources of measurement error. For example, the conventional approach does not take into account the effects of traveling waves and switching surges on the accuracy of measurements. The adaptive elliptical restraint region provides the best statistical confidence and is more sensitive and more secure than the conventional approach.

The conventional approach does not take into account the elliptical shape of the distribution of uncertainty that arises from separate uncertainty parameters in the magnitude and the phase angle of a current measurement, but rather assumes a circular distribution. In order to be secure, the diameter of the circle in the conventional approach must be at least as large as the major axis of the adaptive ellipse. This means that with the conventional restraint characteristic, the power system is unprotected for fault current phasors that fall within the region between the circle and the ellipse shown in Figure 8–3.



Figure 8–3: IMPROVED FAULT COVERAGE OF ADAPTIVE ELLIPTICAL RESTRAINT

The dynamic behavior of fault detection is controlled by filtering the severity quantity, yielding an inverse square dynamic response, with response times that vary inversely with the fault severity. Transient response time is 2 cycles for a fault that is twice as large as the restraint, going down to 0.5 cycle for a fault that is ten times as large as the restraint.

8.1.8 CLOCK SYNCHRONIZATION

Synchronization of data sampling clocks is needed in a digital differential protection scheme, because measurements must be made at the same time. Synchronization errors show up as phase angle and transient errors in phasor measurements at the terminals. By phase angle errors, we mean that identical currents produce phasors with different phase angles. By transient errors, we mean that when currents change at the same time, the effect is seen at different times at different measurement points. For best results, samples should be taken simultaneously at all terminals.

In the case of peer to peer architecture, synchronization is accomplished by synchronizing the clocks to each other rather than to a master clock. Each relay compares the phase of its clock to the phase of the other clocks and compares the frequency of its clock to the power system frequency and makes appropriate adjustments. The frequency and phase tracking algorithm keeps the measurements at all relays within a plus or minus 25 microsecond error during normal conditions for a 2 or 3 terminal system. For 4 or more terminals the error may be somewhat higher, depending on the quality of the communications channels. The algorithm is unconditionally stable. In the case of 2 and 3 terminal systems, asymmetric communications channel delay is automatically compensated for. In all cases, an estimate of phase error is computed and used to automatically adapt the restraint region to compensate. Frequency tracking is provided that will accommodate any frequency shift normally encountered in power systems.

8.1.9 FREQUENCY TRACKING AND PHASE LOCKING

Each relay has a digital clock that determines when to take data samples and which is phase synchronized to all other clocks in the system and frequency synchronized to the power system frequency. Phase synchronization drives the relative timing error between clocks to zero, and is needed to control the uncertainty in the phase angle of phasor measurements, which will be held to under 26 microseconds (0.6 degrees). Frequency synchronization to the power system eliminates a source of error in phasor measurements that arises when data samples do not exactly span one cycle.

The block diagram for clock control for a two terminal system is shown in Figure 8–4. Each relay makes a local estimate of the difference between the power system frequency and the clock frequency based on the rotation of phasors. Each relay also makes a local estimate of the time difference between its clock and the other clocks either by exchanging timing information over communications channels or from information that is in the current phasors, depending on whichever one is more accurate at any given time. A loop filter then uses the frequency and phase angle deviation information to make fine adjustments to the clock frequency. Frequency tracking starts if the current at one or more terminals is above 0.125 pu of nominal; otherwise, the nominal frequency is used.



Figure 8–4: BLOCK DIAGRAM FOR CLOCK SYNCHRONIZATION IN A 2-TERMINAL SYSTEM

The L90 provides sensitive digital current differential protection by computing differential current from current phasors. To improve sensitivity, the clocks are controlling current sampling are closely synchronized via the ping-pong algorithm. However, this algorithm assumes the communication channel delay is identical in each direction. If the delays are not the same, the error between current phasors is equal to half of the transmit-receive time difference. If the error is high enough, the relay perceives the "apparent" differential current and misoperates.

For applications where the communication channel is not symmetric (for example, SONET ring), the L90 allows the use of GPS (Global Positioning System) to compensate for the channel delay asymmetry. This feature requires a GPS receiver to provide a GPS clock signal to the L90 IRIG-B input. With this option there are two clocks as each terminal: a local sampling clock and a local GPS clock. The sampling clock controls data sampling while the GPS clock provides an accurate, absolute time reference used to measure channel asymmetry. The local sampling clocks are synchronized to each other in phase and to the power system in frequency. The local GPS clocks are synchronized to GPS time using the externally provided GPS time signal.

GPS time stamp is included in the transmitted packet along with the sampling clock time stamp. Both sampling clock deviation and channel asymmetry are computed from the four time-stamps. One half of the channel asymmetry is then subtracted from the computed sampling clock deviation. The compensated deviation drives the phase and frequency lock loop (PFLL) as shown on the diagram above. If GPS time reference is lost, the channel asymmetry compensation is not enabled, and the relay clock may start to drift and accumulate differential error. In this case, the 87L function has to be blocked. Refer to Chapter 9: Application of Settings for samples of how to program the relay.

8.1.10 FREQUENCY DETECTION

Estimation of frequency deviation is done locally at each relay based on rotation of positive sequence current, or on rotation of positive sequence voltage, if it is available. The counter clockwise rotation rate is proportional to the difference between the desired clock frequency and the actual clock frequency. With the peer to peer architecture, there is redundant frequency tracking, so it is not necessary that all terminals perform frequency detection.

Normally each relay will detect frequency deviation, but if there is no current flowing nor voltage measurement available at a particular relay, it will not be able to detect frequency deviation. In that case, the frequency deviation input to the loop filter is set to zero and frequency tracking is still achieved because of phase locking to the other clocks. If frequency detection is lost at all terminals because there is no current flowing then the clocks continue to operate at the frequency present at the time of the loss of frequency detection. Tracking will resume as soon as there is current.

The rotational rate of phasors is equal to the difference between the power system frequency and the ratio of the sampling frequency divided by the number of samples per cycle. The correction is computed once per power system cycle at each relay. For conciseness, we use a phasor notation:

$$\begin{aligned}
&\overline{\boldsymbol{I}(n)} = \mathrm{Re}(\mathrm{Phasor}_n) + j \cdot \mathrm{Im}(\mathrm{Phasor}_n) \\
&\overline{\boldsymbol{I}_{a,k}(n)} = \overline{\boldsymbol{I}(n)} \quad \text{for phase } a \text{ from the } k\text{th terminal at time step } n \\
&\overline{\boldsymbol{I}_{b,k}(n)} = \overline{\boldsymbol{I}(n)} \quad \text{for phase } b \text{ from the } k\text{th terminal at time step } n \\
&\overline{\boldsymbol{I}_{c,k}(n)} = \overline{\boldsymbol{I}(n)} \quad \text{for phase } c \text{ from the } k\text{th terminal at time step } n
\end{aligned} \qquad \textbf{(EQ 8.3)}$$

Each terminal computes positive sequence current:

$$\overline{\boldsymbol{I}_{pos,k}(n)} = \frac{1}{3}\left(\overline{\boldsymbol{I}_{a,k}(n)} + \overline{\boldsymbol{I}_{b,k}(n)} \cdot e^{j2\pi/3} + \overline{\boldsymbol{I}_{c,k}(n)} \cdot e^{j2\pi/3}\right) \qquad \textbf{(EQ 8.4)}$$

Each relay computes a quantity derived from the positive sequence current that is indicative of the amount of rotation from one cycle to the next, by computing the product of the positive sequence current times the complex conjugate of the positive sequence current from the previous cycle:

$$\overline{\mathrm{Deviation}_k(n)} = \overline{\boldsymbol{I}_{pos,k}(n)} \times \overline{\boldsymbol{I}_{pos,k}(n-N)}^* \qquad \textbf{(EQ 8.5)}$$

The angle of the deviation phasor for each relay is proportional to the frequency deviation at that terminal. Since the clock synchronization method maintains frequency synchronism, the frequency deviation is approximately the same for each relay. The clock deviation frequency is computed from the deviation phasor:

$$\mathrm{FrequencyDeviation} = \frac{\Delta f}{f} = \frac{\tan^{-1}\left(\mathrm{Im}(\overline{\mathrm{Deviation}}) / \mathrm{Re}(\overline{\mathrm{Deviation}})\right)}{2\pi} \qquad \textbf{(EQ 8.6)}$$

Note that a four quadrant arctangent can be computed by taking the imaginary and the real part of the deviation separately for the two arguments of the four quadrant arctangent. Also note that the input to the loop filter is in radian frequency which is two pi times the frequency in cycles per second; that is, $\Delta\omega = 2\pi \cdot \Delta f$.

So the radian frequency deviation can be calculated simply as:

$$\Delta\omega = \Delta f \cdot \tan^{-1}\left(\mathrm{Im}(\overline{\mathrm{Deviation}}) / \mathrm{Re}(\overline{\mathrm{Deviation}})\right) \qquad \textbf{(EQ 8.7)}$$

8.1.11 PHASE DETECTION

There are two separate sources of clock phase information; exchange of time stamps over the communications channels and the current measurements themselves (although voltage measurements can be used to provide frequency information, they cannot be used for phase detection). Current measurements can generally provide the most accurate information, but are not always available and may contain large errors during faults or switching transients. Time stamped messages are the most reliable source of phase information but suffer from a phase offset due to a difference in the channel delays in each direction between a pair of relays. In some cases, one or both directions may be switched to a different physical path, leading to gross phase error.

For two or three terminal systems, the approach is:

- The primary source of phase information is current measurements (when available) and the secondary source is the time-tagged messages. The filter uses a single input that is switched back and forth between the two sources of phase angle information. This makes the system immune to changes in communications delays as long as current information is available. The rules for switching between the sources are:
  1. Phase angle deviations from both current information and ping-long information are always computed. The ping-pong algorithm has a wider range of validity, and is used to help decide which source of phase angle information is to be used by the filter.
  2. Phase angle deviation computed from currents is used whenever it is valid. Otherwise, phase angle information from the ping-pong algorithm is used.
  3. Phase angle deviation computed from currents is deemed valid whenever the currents are large enough, and when the deviation computed from the ping-pong information is below a fixed threshold (± half-cycle.)

In all cases, frequency deviation information is also used when available. The phase difference between a pair of clocks is computed by an exchange of time stamps. Each relay exchanges time stamps with all other relays that can be reached.

It is not necessary to exchange stamps with every relay, and the method works even with some of the channels failed. For each relay that a given relay can exchange time stamps with, the clock deviation is computed each time a complete set of time stamps arrives. The net deviation is the total deviation divided by the total number of relays involved in the exchange.

For example, in the case of two terminals, each relay computes a single time deviation from time stamps, and divides the result by two. In the case of three terminals, each relay computes two time deviations and divides the result by three. If a channel is lost, the single deviation that remains is divided by two.

Four time stamps are needed to compute round trip delay time and phase deviation. Three stamps are included in the message in each direction. The fourth time stamp is the time when the message is received. Each time a message is received the oldest two stamps of the four time stamps are saved to become the first two time stamps of the next outgoing message. The third time stamp of an outgoing message is the time when the message is transmitted. A fixed time shift is allowed between the stamp values and the actual events, provided the shift for outgoing message time stamps is the same for all relays, and the shift incoming message time stamps is also identical.

To reduce bandwidth requirements, time stamps are spread over 3 messages. In the case of systems with 4 messages per cycle, time stamps are sent out on three of the four messages, so a complete set is sent once per cycle. In the case of systems with 1 message per cycle, three time stamps are sent out each cycle in a single message. The transmit and receive time stamps are based on the first message in the sequence.

One of the strengths of this approach is that it is not necessary to explicitly identify or match time stamp messages. Usually, two of the time stamps in an outgoing message are simply taken from the last incoming message. The third time stamp is the transmittal time. However, there are two circumstances when these time stamps are not available. One situation is when the first message is transmitted by a given relay. The second is when the exchange is broken long enough to invalidate the last received set of time stamps (if the exchange is broken for longer than 66 ms, the time stamps from a given clock could roll over twice, invalidating time difference computations). In either of these situations, the next outgoing set of time stamps is a special start-up set containing transmittal time only. When such a message is received, nothing is computed from it, except the message time stamp and the received time stamp are saved for the next outgoing message (it is neither necessary nor desirable to “reset” the local clock when such a message is received).

Error analysis shows that time stamp requirements are not very stringent because of the smoothing behavior of the phase locked loop. The time stamp can be basically a sample count with enough bits to cover the worst round trip, including channel delay and processing delay. An 8 bit time stamp with 1 bit corresponding to 1/64 of a cycle will accommodate a round trip delay of up to 4 cycles, which should be more than adequate.

The computation of round trip delay and phase offset from four time stamps is as follows:

$$a = T_{i-2} - T_{i-3}$$
$$b = T_i - T_{i-1}$$
$$\delta_i = a + b \qquad \textbf{(EQ 8.8)}$$
$$\theta_i = \frac{a - b}{2}$$

The *T*s are the time stamps, with T_i the newest. Delta is the round trip delay. Theta is the clock offset, and is the correct sign for the feedback loop. Note that the time stamps are unsigned numbers that wrap around, while *a* and *b* can be positive or negative; δ_i must be positive and θ_i can be positive or negative. Some care must be taken in the arithmetic to take into account possible roll over of any of the time stamps. If T_{i-2} is greater than T_{i-1}, there was a roll over in the clock responsible for those two time stamps.

To correct for the roll over, subtract 256 from the round trip and subtract 128 from the phase angle. If T_{i-3} is greater than T_i, add 256 to the round trip and add 128 to the phase angle. Also, if the above equations are computed using integer values of time stamps, a conversion to phase angle in radians is required by multiplying by π / 32.

Time stamp values are snapshots of the local 256 bit sample counter taken at the time of the transmission or receipt of the first message in a time stamp sequence. This could be done either in software or hardware, provided the jitter is limited to less than plus or minus 130 μs. A fixed bias in the time stamp is acceptable, provided it is the same for all terminals.

Another source of phase information in the case of a two or three-terminal system are the current measurements. In the case of a two terminal system, phase angle deviation at a terminal is computed as follows:

$$\phi_1(n) = \frac{1}{2} \cdot \tan^{-1}\left(\frac{-\mathrm{Im}(\overline{\boldsymbol{I}_{pos,\,2}(n)} \cdot \overline{\boldsymbol{I}_{pos,\,1}(n)}^{*})}{-\mathrm{Re}(\overline{\boldsymbol{I}_{pos,\,2}(n)} \cdot \overline{\boldsymbol{I}_{pos,\,1}(n)}^{*})}\right) \quad \textbf{(EQ 8.9)}$$

Again, it is possible to use a four quadrant arctangent, in which case the minus signs are needed on the imaginary and the real part as shown. The subscript 1 refers to the current at the local peer and the subscript 2 refers to the current at the remote peer.

In the case of a three terminal system, the phase deviation at each terminal is computed as:

$$\phi_1(n) = \frac{\mathrm{Re}((\overline{\boldsymbol{I}_{pos,\,3}(n)} - \overline{\boldsymbol{I}_{pos,\,2}(n)}) \cdot (\overline{\boldsymbol{I}_{pos,\,1}(n)}^{*} + \overline{\boldsymbol{I}_{pos,\,2}(n)}^{*} + \overline{\boldsymbol{I}_{pos,\,3}(n)}^{*}))}{\mathrm{Im}(\overline{\boldsymbol{I}_{pos,\,2}(n)} \cdot \overline{\boldsymbol{I}_{pos,\,1}(n)}^{*} + \overline{\boldsymbol{I}_{pos,\,3}(n)} \cdot \overline{\boldsymbol{I}_{pos,\,2}(n)}^{*} + \overline{\boldsymbol{I}_{pos,\,1}(n)} \cdot \overline{\boldsymbol{I}_{pos,\,3}(n)}^{*})} \quad \textbf{(EQ 8.10)}$$

Numbering of the terminals is not critical. Subscript 1 refers to the local peer. Subscripts 2 and 3 refer to the other 2 peers. Swapping 2 and 3, flips the sign of both the numerator and the denominator.

In the case of 4 or more terminals, no phase information can be derived from the current measurements.

Regarding timing of the computations, the latest available phase and frequency deviation information is furnished to the loop filter once per cycle in the case of a 64 Kbaud communications channel, and once every 3 cycles in the case of a 9600 baud communications channel.



Figure 8–5: ROUND TRIP DELAY & CLOCK OFFSET COMPUTATION FROM TIME STAMPS

8.1.12 PHASE LOCKING FILTER

Filters are used in the phase locked loop to assure stability, to reduce phase and frequency noise. This is well known technology. The primary feedback mechanism shown in the Loop Block Diagram is phase angle information through the well known proportional plus integral (PI) filter (the *Z* in the diagram refers to a unit delay, and 1 / (*Z* – 1) represents a simple digital first order integrator). This loop is used to provide stability and zero steady state error.

A PI filter has two time parameters that determine dynamic behavior: the gain for the proportional term and the gain for the integral. Depending on the gains, the transient behavior of the loop can be underdamped, critically damped, or over damped. For this application, critically damped is a good choice.

This sets a constraint relating the two parameters. A second constraint is derived from the desired time constants of the loop. By considering the effects of both phase and frequency noise in this application it can be shown that optimum behavior results with a certain proportion between phase and frequency constraints.

A secondary input is formed through the frequency deviation input of the filter. Whenever frequency deviation information is available, it is used for this input; otherwise, the input is zero. Because frequency is the derivative of phase information, the appropriate filter for frequency deviation is an integrator, which is combined with the integrator of the PI filter for the phase. It is very important to combine these two integrators into a single function because it can be shown if two separate integrators are used, they can drift in opposite directions into saturation, because the loop would only drive their sum to zero.

In normal operation, frequency tracking at each terminal matches the tracking at all other terminals, because all terminals will measure approximately the same frequency deviation. However, if there is not enough current at a terminal to compute frequency deviation, frequency tracking at that terminal is accomplished indirectly via phase locking to other terminals. A small phase deviation must be present for the tracking to occur.

Also shown in the loop is the clock itself, because it behaves like an integrator. The clock is implemented in hardware and software with a crystal oscillator and a counter.



Figure 8–6: BLOCK DIAGRAM OF LOOP FILTER

There are 4 gains in the filter that must be selected once and for all as part of the design of the system. The gains are determined by the time step of the integrators, and the desired time constants of the system as follows:

$$KI = \frac{T_{repeat}}{T_{phase}^2}, \quad KP = \frac{2}{T_{phase}}, \quad KF = \frac{T_{repeat}}{T_{frequency}} \qquad \textbf{(EQ 8.11)}$$

where: T_{repeat} = the time between execution of the filter algorithm
T_{phase} = time constant for the primary phase locked loop
$T_{frequency}$ = time constant for the frequency locked loop

8.1.13 CLOCK IMPLEMENTATION

Another new invention in the L90 relay system is the clock. Using the conventional approach to implementing a digital clock to achieve the desired goal for phase uncertainty of 0.01 radians. A variation of the concept used in sigma delta modulation can be used to greatly extend the effective resolution of the clock. For example, it is possible to get the effective resolution of a 32 bit counter and a 400 GHz oscillator without much trouble.

The concept is to implement a fractional count. The concept as applied in the L90 digital current differential relay is discussed below.

The existing crystal clock and 16-bit counter control both time stamping and data sampling. The counter is loaded with a desired period, which is for four data samples. Each time the period is counted out, data is sampled. After 4 samples (1/16 of a cycle), the counter is reloaded, possibly with a new value. The new idea is implemented completely in software.

Time periods between data samples are computed as 32-bit multiples of the clock period, with a 16-bit integer and 16 fraction. Two separate 16-bit registers control the clock: one register controls the integer portion of the time period, the other is used to control the fractional portion. The integer register is used to reload the hardware counter every four samples.

There are two possible reload values for the counter: either the value in the integer register is used directly, or one is added to it, depending on the contents of the fraction register. The fraction register is used to carry a running total of the fractional portion of the desired time period. Each time the hardware counter is reloaded, the fractional portion of the desired period is added to the fractional register, occasionally generating a carry. Whenever a carry is generated, the counter reload value for the next period is increased by one for that period only. The fractional register is never reset, even when the desired period changes. Other clock related functions include time stamps and sequence numbers.

Phase noise analysis indicates that not many bits are needed for time stamps because of the smoothing effects of the loop filter. Basically, a simple integer count of the number of samples is adequate. That is, a resolution of 260 microseconds in the time stamps is adequate. Assuming a worst round trip channel delay of 4 cycles, an 8 bit counter is adequate for time stamping. Every 1/64 of a cycle when data is sampled, an 8 bit counter should be incremented and allowed to simply roll over to 0 after a count of 255 which should occur exactly every 4 cycles at the beginning of the cycle. Whenever a time stamp is needed, the time stamp counter is simply read.

A message sequence number is also needed with a granularity of 1/2 cycle. A message sequence number can be simply extracted from the 4 high order bits of the time stamp counter. Since the time stamps may or may not have any relationship to the message sequence number in a message, both are needed.

8.1.14 MATCHING PHASELETS

An algorithm is needed to match phaselets, detect lost messages, and detect communications channel failure. Channel failure is defined by a sequence of lost messages, where the length of the sequence is a design parameter. In any case, the sequence should be no longer than the maximum sequence number (4 cycles) in order to be able to match up messages when the channel is assumed to be operating normally.

A channel failure can be detected by a watchdog software timer that times the interval between consecutive incoming messages. If the interval exceeds a maximum limit, channel failure is declared and the channel recovery process is initiated.

While the channel is assumed to be operating normally, it is still possible for an occasional message to be lost, in which case fault protection is suspended for the time period that depends on that message, and is resumed on the next occasional message. A lost message is detected simply by looking at the sequence numbers of incoming messages. A lost message will show up as a gap in the sequence.

Sequence numbers are also used to match messages for the protection computation. Whenever a complete set of current measurements from all terminals with matching sequence numbers are available, the differential protection function is computed using that set of measurements.

8.1.15 START-UP

Initialization in our peer to peer architecture is done independently at each terminal. Relays can be turned on in any order with the power system either energized or de-energized. Synchronization and protection functions are accomplished automatically whenever enough information is available.

After a relay completes other initialization tasks such as resetting of buffer pointers and determining relay settings, initial values are computed for any state variables in the loop filters or the protection functions. The relay starts its clock at the nominal power system frequency. Phaselet information is computed and transmitted.

- Outgoing messages over a given channel are treated in the same way as during the channel recovery process. The special start-up message is sent each time containing only a single time step value.
- When incoming messages begin arriving over a channel, that channel is placed in service and the loop filters are started up for that channel.
- Whenever the total clock uncertainty is less than a fixed threshold, the phase locking filter is declared locked and differential protection is enabled.

8.1.16 HARDWARE AND COMMUNICATION REQUIREMENTS

The average total channel delay in each direction is not critical, provided the total round trip delay is less than 4 power system cycles. The jitter is important, and should be less than ±130 μs in each direction. The effect of a difference in the average delay between one direction and the other depends on the number of terminals. In the case of a 2 or 3 terminal system, the difference is not critical, and can even vary with time. In the case of a 4 or more terminal system, variation in the difference limits the sensitivity of the system.

- The allowable margin of 130 μs jitter includes jitter in servicing the interrupt generated by an incoming message. For both incoming and outgoing messages, the important parameter is the jitter between when the time stamp is read and when the message begins to go out or to come in.
- The quality of the crystal driving the clock and software sampling is not critical, because of the compensation provided by the phase and frequency tracking algorithm, unless it is desired to perform under or over frequency protection. From the point of view of current differential protection only, the important parameter is the rate of drift of crystal frequency, which should be less than 100 parts per million per minute.
- A 6 Mhz clock with a 16-bit hardware counter is adequate, provided the method is used for achieving the 32-bit resolution that is described in this document.
- An 8-bit time stamp is adequate provided time stamp messages are exchanged once per cycle.
- A 4-bit message sequence number is adequate.

Depending on the 87L settings, channel asymmetry (the difference in the transmitting and receiving paths channel delay) cannot be higher than 1 to 1.5 ms if channel asymmetry compensation is not used. However, if the relay detects asymmetry higher than 1.5 ms, the 87L DIFF CH ASYM DET FlexLogic™ operand is set high and the event and target are raised (if they are enabled in the **CURRENT DIFFERENTIAL** menu) to provide an indication about potential danger.

8.1.17 ON-LINE ESTIMATE OF MEASUREMENT ERRORS

GE's adaptive elliptical restraint characteristic is a good approximation to the cumulative effects of various sources of error in determining phasors. Sources of error include power system noise, transients, line charging current, current sensor gain, phase and saturation error, clock error, and asynchronous sampling. Errors that can be controlled are driven to zero by the system. For errors that cannot be controlled, the master computes the covariance matrix for each source of error for each phase. A total covariance matrix is computed for each phase by adding the matrices from each source.

The system computes the covariance matrix for errors caused by power system noise, harmonics, and transients. These errors arise because power system currents are not always exactly sinusoidal. The intensity of these errors varies with time, growing during fault conditions, switching operations, or load variations, for example. The system treats these errors as a Gaussian distribution in the real and in the imaginary part of each phasor, with a standard deviation that is estimated from the sum of the squares of the differences between the data samples and the sine function that is used to fit them. This error has a spectrum of frequencies. Current transformer saturation is included with noise and transient error.

The covariance matrix for noise, harmonics, transients, and current transformer saturation is computed as follows. First, the sum of the squares of the errors in the data samples is computed from the sum of squares information, phaselets, and phasors for each phase for each terminal at each time step *n*:

$$E_n^2 = \text{SumOfSquares}_n - (\text{Re}(\text{PhaseletSum}_n) \cdot \text{Re}(\text{Phasor}_n) + \text{Im}(\text{PhaseletSum}_n) \cdot \text{Im}(\text{Phasor}_n)) \quad \textbf{(EQ 8.12)}$$

The covariance matrix is then computed as a function of the time index and window size using the previously defined transformation.

8.1.18 CT SATURATION DETECTION

Current differential protection is inherently dependent on adequate CT performance at all terminals of the protected line especially during external faults. CT saturation, particularly if happens at one terminal of the line only, introduces a spurious differential current that may cause the differential protection to misoperate.

The L90 applies a dedicated mechanism to cope with CT saturation and ensure security of the protection for external faults. The relay dynamically increases the weight of the square of errors (so-called sigma) portion in the total restraint quantity but for external faults only. The following logic is applied:

- First, the terminal currents are compared against a threshold of 3 pu to detect overcurrent conditions that may be caused by a fault and may lead to CT saturation.
- For all the terminal currents that are above the 3 pu level, the relative angle difference is calculated. If all three terminals see significant current, then all three pairs (1, 2), (2, 3), and (1, 3) are considered and the maximum angle difference is used in further calculations.
- Depending on the angle difference between the terminal currents, the value of sigma used to calculate the adaptive restraint current is increased by the factor of 1, 3 or 5 as shown in the figure below. As it is seen from the figure, for internal faults factor "1" is used, but for external-"3" or "5". This allows relay to be sensitive for internal faults while robust for external faults with a possible CT saturation.



Figure 8–7: CT SATURATION ADAPTIVE RESTRAINT MULTIPLIER

8.1.19 CHARGING CURRENT COMPENSATION

The basic premise for the operation of differential protection schemes in general, and of the L90 line differential element in particular, is that the sum of the currents entering the protected zone is zero. In the case of a power system transmission line, this is not entirely true because of the capacitive charging current of the line. For short transmission lines the charging current is a small factor and can therefore be treated as an unknown error. In this application the L90 can be deployed without voltage sensors and the line charging current is included as a constant term in the total variance, increasing the differential restraint current. For long transmission lines the charging current is a significant factor, and should be computed to provide increased sensitivity to fault current.

Compensation for charging current requires the voltage at the terminals be supplied to the relays. The algorithm calculates $C \times dv/dt$ for each phase, which is then subtracted from the measured currents at both ends of the line. This is a simple approach that provides adequate compensation of the capacitive current at the fundamental power system frequency. Travelling waves on the transmission line are not compensated for, and contribute to restraint by increasing the measurement of errors in the data set.

The underlying single phase model for compensation for a two and three terminal system are shown below.



Figure 8–8: 2-TERMINAL TRANSMISSION LINE SINGLE PHASE MODEL FOR COMPENSATION



Figure 8–9: 3-TERMINAL TRANSMISSION LINE SINGLE PHASE MODEL FOR COMPENSATION

Apportioning the total capacitance among the terminals is not critical for compensating the fundamental power system frequency charging current as long as the total capacitance is correct. Compensation at other frequencies will be approximate.

If the VTs are connected in wye, the compensation is accurate for both balanced conditions (i.e. all positive, negative and zero sequence components of the charging current are compensated). If the VTs are connected in delta, the compensation is accurate for positive and negative sequence components of the charging current. Since the zero sequence voltage is not available, the L90 cannot compensate for the zero sequence current.

The compensation scheme continues to work with the breakers open, provided the voltages are measured on the line side of the breakers.

For very long lines, the distributed nature of the line leads to the classical transmission line equations which can be solved for voltage and current profiles along the line. What is needed for the compensation model is the effective positive and zero sequence capacitance seen at the line terminals.

Finally, in some applications the effect of shunt reactors needs to be taken into account. With very long lines shunt reactors may be installed to provide some of the charging current required by the line. This reduces the amount of charging current flowing into the line. In this application, the setting for the line capacitance should be the residual capacitance remaining after subtracting the shunt inductive reactance from the total capacitive reactance at the power system frequency.

8.1.20 DIFFERENTIAL ELEMENT CHARACTERISTICS

The differential element is completely dependent on receiving data from the relay at the remote end of the line, therefore, upon startup, the differential element is disabled until the time synchronization system has aligned both relays to a common time base. After synchronization is achieved, the differential is enabled. Should the communications channel delay time increase, such as caused by path switching in a SONET system or failure of the communications power supply, the relay will act as outlined in the next section.

The L90 incorporates an adaptive differential algorithm based on the traditional percent differential principle. In the traditional percent differential scheme, the operating parameter is based on the phasor sum of currents in the zone and the restraint parameter is based on the scalar (or average scalar) sum of the currents in the protected zone - when the operating parameter divided by the restraint parameter is above the slope setting, the relay will operate. During an external fault, the operating parameter is relatively small compared to the restraint parameter, whereas for an internal fault, the operating

parameter is relatively large compared to the restraint parameter. Because the traditional scheme is not adaptive, the element settings must allow for the maximum amount of error anticipated during an out-of-zone fault, when CT errors may be high and/or CT saturation may be experienced.

The major difference between the L90 differential scheme and a percent differential scheme is the use of an estimate of errors in the input currents to increase the restraint parameter during faults, permitting the use of more sensitive settings than those used in the traditional scheme. The inclusion of the adaptive feature in the scheme produces element characteristic equations that appear to be different from the traditional scheme, but the differences are minimal during system steady-state conditions. The element equations are shown in the Operating Condition Calculations section.

8.1.21 RELAY SYNCHRONIZATION

On startup of the relays, the channel status will be checked first. If channel status is OK, all relays will send a special “startup” message and the synchronization process will be initiated. It will take about 5 to 7 seconds to declare PFLL status as OK and to start performing current differential calculations. If one of the relays was powered off during the operation, the synchronization process will restart from the beginning. Relays tolerate channel delay (resulting sometimes in step change in communication paths) or interruptions up to 4 power cycles round trip time (about 66 ms at 60 Hz) without any deterioration in performance. If communications are interrupted for more than 4 cycles, the following applies:

In 2-terminal mode:

1. With second redundant channel, relays will not lose functionality at all if second channel is live.
2. With one channel only, relays have a 5 second time window. If the channel is restored within this time, it takes about 2-3 power cycles of valid PFLL calculations (and if estimated error is still within margin) to declare that PFLL is OK. If the channel is restored later than 5 seconds, PFLL at both relays will be declared as failed and the re-synch process will be initiated (about 2 minutes) after channel status becomes OK.

In 3-terminal mode:

1. If one of the channels fails, the configuration reverts from Master-Master to Master-Slave where the Master relay has both channels live. The Master relay PFLL keeps the 2 Slave relays in synchronization, and therefore there is no time limit for functionality. The PFLL of the Slave relays will be “suspended” (87L function will not be performed at these relays but they can still trip via DTT from the Master relay) until the channel is restored. If the estimated error is within margin upon channel restoration and after 2 to 3 power cycles of valid PFLL calculations, the PFLL will be declared as OK and the configuration will revert back to Master-Master.
2. If 2 channels fail, PFLL at all relays will be declared as failed and when the channels are back into service, the re-synch process will be initiated (about 5 to 7 seconds) after channel status becomes OK.

Depending on the system configuration (number of terminals and channels), the 87L function operability depends on the status of channel(s), status of synchronization, and status of channel(s) ID validation. All these states are available as FlexLogic™ operands, for viewing in Actual Values, logged in the event recorder (if events are enabled in 87L menu), and also trigger Targets (if targets are enabled in 87L menu). These FlexLogic™ operands are readily to be used to trigger alarm, lit LED and to be captured in oscillography.

There is, however, a single FlexLogic™ operand 87L BLOCKED, reflecting whether or not the local current differential function is blocked due to communications or settings problems. The state of this operand is based on the combination of conditions outlined above and it is recommended that it be used to enable backup protection if 87L is not available.

The FlexLogic™ operand 87L BLOCKED is set when the 87L function is enabled and any of the following three conditions apply:

1. Channel fail as indicated below:

   At least one channel failed either at 3 Terminal or 2 Terminal-1 Channel systems, or
   Both channels failed at 2 Terminal-2 Channels
2. PFFL fail or suspended,
3. Channel ID failure detected on at least one channel at either system.

8.2.1 DEFINITIONS

The following definitions are used for the operating condition calculations:

I_{op}^2 = Operating parameter
I_{rest}^2 = Restraining parameter
$\overrightarrow{I\_L}$ = Local current phasor
$\overrightarrow{I\_R}$ = Remote current phasor
$S1$ = Slope 1 factor
$S2$ = Slope 2 factor
P = Pickup setting
BP = Breakpoint between 2 slopes
σ_{loc} = Dynamic correction factor for local phasor error estimated by the covariance matrix
σ_{rem} = Dynamic correction factor for remote phasor error estimated by the covariance matrix
$\overrightarrow{I\_R1}$ = Remote 1 current phasor
$\overrightarrow{I\_R2}$ = Remote 2 current phasor
σ_{rem1} = Dynamic correction factor for remote 1 phasor error estimated by the covariance matrix
σ_{rem2} = Dynamic correction factor for remote 2 phasor error estimated by the covariance matrix

where $\sigma = \text{SumOfSquares}_n - (\text{Re}(\text{PhaseletSum}_n) \cdot \text{Re}(\text{Phasor}_n) + \text{Im}(\text{PhaseletSum}_n) \cdot \text{Im}(\text{Phasor}_n))$ (see the Online Estimate of Measurement Errors section for details).

The Trip Condition is: $\frac{I_{op}^2}{I_{rest}^2} > 1$; and the Restraint Condition is: $\frac{I_{op}^2}{I_{rest}^2} \le 1$

NOTE

The relays at all terminals are arranged so that current into the protected circuit is 'positive flow'. This means that on a two terminal installation with a through current flow, a given phase current angle will be different by 180°. For this condition, the angle of the terminal with flow into the line could be 0° and the other terminal would be 180°.

8.2.2 TWO-TERMINAL MODE

The operating parameter is estimated with the following equation: $I_{op}^2 = \left|\overrightarrow{I\_L} + \overrightarrow{I\_R}\right|^2$.

The restraining parameter I_{rest}^2 is calculated with one of the following four equations depending on which corresponding condition is met:

1. If $\left|\overrightarrow{I\_L}\right| < \text{BP}$ and $\left|\overrightarrow{I\_R}\right| < \text{BP}$
   then $I_{rest}^2 = 2 \cdot S1^2 \cdot |I\_L|^2 + 2 \cdot S1^2 \cdot |I\_R|^2 + 2 \cdot P^2 + \sigma_{loc} + \sigma_{rem}$

2. If $\left|\overrightarrow{I\_L}\right| > \text{BP}$ and $\left|\overrightarrow{I\_R}\right| < \text{BP}$
   then $I_{rest}^2 = 2 \cdot S2^2 \cdot (|I\_L|^2 - \text{BP}^2) + 2 \cdot S1^2 \cdot \text{BP}^2 + 2 \cdot S1^2 \cdot |I\_R|^2 + 2 \cdot P^2 + \sigma_{loc} + \sigma_{rem}$

3. If $\left|\overrightarrow{I\_L}\right| < \text{BP}$ and $\left|\overrightarrow{I\_R}\right| > \text{BP}$
   then $2I_{rest}^2 = 2 \cdot S1^2 \cdot |I\_L|^2 + 2 \cdot S2^2 \cdot (|I\_R|^2 - \text{BP}^2) + 2 \cdot S1^2 \cdot \text{BP}^2 + 2 \cdot P^2 + \sigma_{loc} + \sigma_{rem}$

4. If $\left|\overrightarrow{I\_L}\right| > \text{BP}$ and $\left|\overrightarrow{I\_R}\right| > \text{BP}$
   then $I_{rest}^2 = 2 \cdot S2^2 \cdot (|I\_L|^2 - \text{BP}^2) + 2 \cdot S2^2 \cdot (|I\_R|^2 - \text{BP}^2) + 4 \cdot S1^2 \cdot \text{BP}^2 + 2 \cdot P^2 + \sigma_{loc} + \sigma_{rem}$

Operating conditions are estimated with the following equation:

$$I_{op}^2 = \left|\overrightarrow{I\_L} + \overrightarrow{I\_R1} + \overrightarrow{I\_R2}\right|^2$$

I_{rest}^2 is calculated with one of the following 8 equations depending on which corresponding condition is met:

1. If $\left|\overrightarrow{I\_L}\right| < BP$ and $\left|\overrightarrow{I\_R1}\right| < BP$ and $\left|\overrightarrow{I\_R2}\right| < BP$

   then $I_{rest}^2 = \frac{4}{3}((S1^2 \cdot |I\_L|^2) + (S1^2 \cdot |I\_R1|^2) + (S1^2 \cdot |I\_R2|^2)) + 2P^2 + \frac{2}{3}(\sigma_{loc} + \sigma_{rem1} + \sigma_{rem2})$

2. If $\left|\overrightarrow{I\_L}\right| > BP$ and $\left|\overrightarrow{I\_R1}\right| < BP$ and $\left|\overrightarrow{I\_R2}\right| < BP$, then

$$I_{rest}^2 = \frac{4}{3}((S2^2 \cdot (|I\_L|^2 - BP^2)) + (S1^2 \cdot |I\_R1|^2) + (S1^2 \cdot |I\_R2|^2) + (S1^2 \cdot BP^2)) + 2P^2 + \frac{2}{3}(\sigma_{loc} + \sigma_{rem1} + \sigma_{rem2})$$

3. If $\left|\overrightarrow{I\_L}\right| > BP$ and $\left|\overrightarrow{I\_R1}\right| > BP$ and $\left|\overrightarrow{I\_R2}\right| < BP$, then

$$I_{rest}^2 = \frac{4}{3}((S2^2 \cdot (|I\_L|^2 - BP^2)) + (S2^2 \cdot (|I\_R1|^2 - BP^2)) + (S1^2 \cdot |I\_R2|^2) + 2(S1^2 \cdot BP^2)) + 2P^2 + \frac{2}{3}(\sigma_{loc} + \sigma_{rem1} + \sigma_{rem2})$$

4. If $\left|\overrightarrow{I\_L}\right| > BP$ and $\left|\overrightarrow{I\_R1}\right| > BP$ and $\left|\overrightarrow{I\_R2}\right| > BP$, then

$$I_{rest}^2 = \frac{4}{3}((S2^2 \cdot (|I\_L|^2 - BP^2)) + (S2^2 \cdot (|I\_R1|^2 - BP^2)) + (S2^2 \cdot (|I\_R2|^2 - BP^2)) + 3(S1^2 \cdot BP^2)) + 2P^2 + \frac{2}{3}(\sigma_{loc} + \sigma_{rem1} + \sigma_{rem2})$$

5. If $\left|\overrightarrow{I\_L}\right| < BP$ and $\left|\overrightarrow{I\_R1}\right| > BP$ and $\left|\overrightarrow{I\_R2}\right| > BP$, then

$$I_{rest}^2 = \frac{4}{3}((S1^2 \cdot |I\_L|^2) + (S2^2 \cdot (|I\_R1|^2 - BP^2)) + (S2^2 \cdot (|I\_R2|^2 - BP^2)) + 2(S1^2 \cdot BP^2)) + 2P^2 + \frac{2}{3}(\sigma_{loc} + \sigma_{rem1} + \sigma_{rem2})$$

6. If $\left|\overrightarrow{I\_L}\right| < BP$ and $\left|\overrightarrow{I\_R1}\right| < BP$ and $\left|\overrightarrow{I\_R2}\right| > BP$, then

$$I_{rest}^2 = \frac{4}{3}((S1^2 \cdot |I\_L|^2) + (S1^2 \cdot |I\_R1|^2) + (S2^2 \cdot (|I\_R2|^2 - BP^2)) + (S1^2 \cdot BP^2)) + 2P^2 + \frac{2}{3}(\sigma_{loc} + \sigma_{rem1} + \sigma_{rem2})$$

7. If $|\overrightarrow{I\_L}| > BP$ and $|\overrightarrow{I\_R1}| < BP$ and $|\overrightarrow{I\_R2}| > BP$, then

$$I_{rest}^2 = \frac{4}{3}((S2^2 \cdot (|I\_L|^2 - BP^2)) + (S1^2 \cdot |I\_R1|^2) + (S2^2 \cdot (|I\_R2|^2 - BP^2)) + 2(S1^2 \cdot BP^2)) + 2P^2 + \frac{2}{3}(\sigma_{loc} + \sigma_{rem1} + \sigma_{rem2})$$

8. If $|\overrightarrow{I\_L}| < BP$ and $|\overrightarrow{I\_R1}| > BP$ and $|\overrightarrow{I\_R2}| < BP$, then

$$I_{rest}^2 = \frac{4}{3}((S1^2 \cdot |I\_L|^2) + (S2^2 \cdot (|I\_R1|^2 - BP^2)) + (S1^2 \cdot |I\_R2|^2) + (S1^2 \cdot BP^2)) + 2P^2 + \frac{2}{3}(\sigma_{loc} + \sigma_{rem1} + \sigma_{rem2})$$

Characteristics of differential elements can be shown in the complex plane. The operating characteristics of the L90 are fundamentally dependant on the relative ratios of the local and remote current phasor magnitudes and the angles of I_{loc} / I_{rem} as shown in the following figure (Restraint Characteristics).

The main factors affecting the trip-restraint decisions are:

1. Difference in angles (+ real represents pure internal fault when currents are essentially in phase, – real represents external fault when currents are 180° apart).
2. The magnitude of remote current.
3. The magnitude of the local current.
4. Dynamically estimated errors in calculations.
5. Settings.

The following figure also shows the relay's capability to handle week-infeed conditions by increasing the restraint ellipse when the remote current is relatively small (1.5 pu). Therefore, uncertainty is greater when compared with higher remote currents (3 pu). The characteristic shown is also dependant on settings. The second graph shows how the relay's trip-restraint calculation is made with respect to the variation in angle difference between local and remote currents. The characteristic for 3 terminal mode is similar where both remote currents are combined together.



Figure 8–10: RESTRAINT CHARACTERISTICS

8.2.4 TRIP DECISION EXAMPLE

Settings: *S1* = 10%, *S2* = 10%, BP = 5 pu secondary, *P* = 0.5 pu

Assumed Current: *I*_L= 4.0 pu ∠0°, *I*_R= 0.8 pu ∠0°

The assumed condition is a radial line with a high resistance fault, source at the local end only, and through resistive load current.

$$I_{op}^2 = |I\_L + (-I\_R)|^2 = |4.0\angle 0° + 0.8\angle 0°|^2 = 23.04$$

As the current at both ends is less than the breakpoint of 5.0, equation (1), for 2-terminal mode, is used to calculate restraint.

$$\begin{aligned} I_{Rest}^2 &= (2 \cdot S_1^2 \cdot |I\_L|^2) + (2 \cdot S_1^2 \cdot |I\_R|^2) + 2P^2 + \sigma \\ &= (2 \cdot (0.1)^2 \cdot |4|^2) + (2 \cdot (0.1)^2 \cdot |0.8|^2) + 2 \cdot (0.5)^2 + 0 \\ &= 0.8328 \end{aligned}$$

where $\sigma = 0$, assuming a pure sine wave.

8.2.5 TRIP DECISION TEST

$$\frac{I_{Op}^2}{I_{Rest}^2} > 1 \Rightarrow \frac{23.04}{0.8328} = 27.67 > 1 \Rightarrow \text{Trip}$$

The use of the **CURRENT DIFF PICKUP**, **CURRENT DIFF RESTRAINT 1**, **CURRENT DIFF RESTRAINT 2**, and **CURRENT DIFF BREAK PT** are discussed in the Current Differential section of Chapter 5.

The following figure shows how the relay's main settings are affecting the restraint characteristics. Remote and local currents are 180° apart which represent an external fault. The breakpoint between two slopes indicates the point where the restraint area is becoming wider to override uncertainties coming from CT saturation, fault noise, harmonics etc. Increasing the slope percentage makes the restraint area wider.



Figure 8–11: SETTINGS IMPACT ON RESTRAINT CHARACTERISTIC

9.1.1 INTRODUCTION

In general, proper selection of CTs is required to provide both adequate fault sensitivity and prevention of operation on high-current external faults that could result from CT saturation. The use of high quality CTs, such as class X, improves relay stability during transients and CT saturation, and can increase relay sensitivity. A current differential scheme is highly dependent on adequate signals from the source CTs. Ideally, CTs used for line current differential should be chosen based on good application practice as described below. If the available CTs do not meet the described criteria, the L90 will still provide good security for CT saturation for external faults. Its adaptive restraint characteristics, based on estimates of measurement errors and CT saturation detection, allow the relay to be secure on external faults while maintaining excellent performance for severe internal faults. Where CT characteristics do not meet criteria or where CTs at both ends may have different characteristics, the differential settings should be adjusted as per Section 9.2.1.

The capability of the CTs, and the connected burden, should be checked as follows:

1. The CTs should be class TPX or TPY (class TPZ should only be used after discussion with both the manufacturer of the CT and GE Multilin) or IEC class 5P20 or better.
2. The CT primary current rating should be somewhat higher than the maximum continuous current, but not extremely high relative to maximum load because the differential element minimum sensitivity setting is approximately 0.2 × CT rating (the L90 relay allows for different CT ratings at each of the terminals).
3. The VA rating of the CTs should be above the Secondary Burden × CT Rated Secondary Current. The maximum secondary burden for acceptable performance is:

$$R_b + R_r < \frac{\text{CT Rated VA}}{(\text{CT Secondary } I_{rated})^2} \quad \textbf{(EQ 9.1)}$$

   where: R_b = total (two-way) wiring resistance plus any other load
   R_r = relay burden at rated secondary current

4. The CT kneepoint voltage (per the V_k curves from the manufacturer) should be higher than the maximum secondary voltage during a fault. This can be estimated by:

$$V_k > I_{fp} \times \left(\frac{X}{R} + 1\right) \times (R_{CT} + R_L + R_r) \quad \text{for phase-phase faults}$$
$$V_k > I_{fg} \times \left(\frac{X}{R} + 1\right) \times (R_{CT} + 2R_L + R_r) \quad \text{for phase-ground faults} \quad \textbf{(EQ 9.2)}$$

   where: I_{fp} = maximum secondary phase-phase fault current
   I_{fg} = maximum secondary phase-ground fault current
   X / R = primary system reactance / resistance ratio
   R_{CT} = CT secondary winding resistance
   R_L = AC secondary wiring resistance (one-way)

9.1.2 CALCULATION EXAMPLE 1

To check performance of a class C400 ANSI/IEEE CT, ratios 2000/1800/1600/1500 : 5 A connected at 1500:5, and where:

- maximum I_{fp} = 14 000 A
- maximum I_{fg} = 12 000 A
- impedance angle of source and line = 78°
- CT secondary leads are 75 m of AWG No. 10.

BURDEN CHECK:

ANSI/IEEE class C400 requires that the CT can deliver 1 to 20 times the rated secondary current to a standard B-4 burden (4 Ω or lower) without exceeding a maximum ratio error of 10%.

The maximum allowed burden at the 1500/5 tap is $(1500/2000) \times 4 = 3\ \Omega$. Now,

$$R_{CT} = 0.75\ \Omega$$

$$R_r = \frac{0.2\ \text{VA}}{(5\ \text{A})^2} = 0.008\ \Omega$$

$$R_L = 2 \times 75\ \text{m} \times \frac{3.75\ \Omega}{1000\ \text{m}} = 2 \times 0.26\ \Omega = 0.528\ \Omega$$

Therefore, the Total Burden $= R_{CT} + R_r + R_L = 0.75\ \Omega + 0.008\ \Omega + 0.52\ \Omega = 1.28\ \Omega$. This is less than the allowed 3 Ω, which is OK.

KNEEPOINT VOLTAGE CHECK:

The maximum voltage available from the CT $= (1500/2000) \times 400 = 300$ V.

The system X/R ratio $= \tan 78° = 4.71$.

The CT Voltage for maximum phase fault is:

$$V = \frac{14000\ \text{A}}{\text{ratio of 300:1}} \times (4.71 + 1) \times (0.75 + 0.26 + 0.008\ \Omega) = 271.26\ \text{V (< 300 V, which is OK)}$$

The CT Voltage for maximum ground fault is:

$$V = \frac{12000\ \text{A}}{\text{ratio of 300:1}} \times (4.71 + 1) \times (0.75 + 0.52 + 0.008\ \Omega) = 291.89\ \text{V (< 300 V, which is OK)}$$

The CT will provide acceptable performance in this application.

9.1.3 CALCULATION EXAMPLE 2

To check the performance of an IEC CT of class 5P20, 15 VA, ratio 1500:5 A, assume identical parameters as for Example Number 1.

BURDEN CHECK:

The IEC rating requires the CT deliver up to 20 times the rated secondary current without exceeding a maximum ratio error of 5%, to a burden of:

$$\text{Burden} = \frac{15\ \text{VA}}{(5\ \text{A})^2} = 0.6\ \Omega \text{ at the 5 A rated current}$$

The total Burden = $R_r + R_l$ = 0.008 + 0.52 = 0.528 Ω, which is less than the allowed 0.6 Ω, which is OK.

KNEEPOINT VOLTAGE CHECK:

Use the procedure shown for Example Number 1 above.

9.2.1 INTRODUCTION

NOTE

Software is available from the GE Multilin website that is helpful in selecting settings for the specific application. Checking the performance of selected element settings with respect to known power system fault parameters makes it relatively simple to choose the optimum settings for the application.

This software program is also very useful for establishing test parameters. It is strongly recommended this program be downloaded.

The differential characteristic is primarily defined by four settings: **CURRENT DIFF PICKUP**, **CURRENT DIFF RESTRAINT 1**, **CURRENT DIFF RESTRAINT 2**, and **CURRENT DIFF BREAK PT** (Breakpoint). As is typical for current-based differential elements, the settings are a trade-off between operation on internal faults against restraint during external faults.

9.2.2 CURRENT DIFF PICKUP

This setting established the sensitivity of the element to high impedance faults, and it is therefore desirable to choose a low level, but this can cause a maloperation for an external fault causing CT saturation. The selection of this setting is influenced by the decision to use charging current compensation. If charging current compensation is Enabled, pickup should be set to a minimum of 150% of the steady-state line charging current, to a lower limit of 10% of CT rating. If charging current compensation is Disabled, pickup should be set to a minimum of 250% of the steady-state line charging current to a lower limit of 10% of CT rating.

If the CT at one terminal can saturate while the CTs at other terminals do not, this setting should be increased by approximately 20 to 50% (depending on how heavily saturated the one CT is while the other CTs are not saturated) of CT rating to prevent operation on a close-in external fault.

9.2.3 CURRENT DIFF RESTRAINT 1

This setting controls the element characteristic when current is below the breakpoint, where CT errors and saturation effects are not expected to be significant. The setting is used to provide sensitivity to high impedance internal faults, or when system configuration limits the fault current to low values. A setting of 10 to 20% is appropriate in most cases, but this should be raised to 30% if the CTs can perform quite differently during faults.

9.2.4 CURRENT DIFF RESTRAINT 2

This setting controls the element characteristic when current is above the breakpoint, where CT errors and saturation effects are expected to be significant. The setting is used to provide security against high current external faults. A setting of 30 to 40% is appropriate in most cases, but this should be raised to 50% if the CTs can perform quite differently during faults.

NOTE

Assigning the **CURRENT DIFF RESTRAINT 1(2)** settings to the same value reverts dual slope bias characteristics into single slope bias characteristics.

9.2.5 CURRENT DIFF BREAK POINT

This setting controls the threshold where the relay changes from using the Restraint 1 to the Restraint 2 characteristics, and is very important. Two approaches can be considered

1. Setting at 150 to 200% of the maximum emergency load current on the line, on the assumption that a maintained current above this level is a fault
2. Setting below the current level where CT saturation and spurious transient differential currents can be expected.

The first approach gives comparatively more security and less sensitivity; the second approach provides less security for more sensitivity.

9.2.6 CT TAP

If the CT ratios at the line terminals are different, the **CURRENT DIFF CT TAP 1(2)** setting must be used to correct the ratios to a common base. In this case, a user should modify the **CURRENT DIFF BREAK PT** and **CURRENT DIFF PICKUP** setting because the local current phasor is used as a reference to determine which differential equation is to be used based on the value of local and remote currents. If the setting is not modified, the responses of individual relays, especially during an external fault, can be asymmetrical, as one relay can be below the breakpoint and the other above the breakpoint. There are two methods to overcome this potential problem:

I. Set **CURRENT DIFF RESTRAINT 1** and **CURRENT DIFF RESTRAINT 2** to the same value (e.g. 40% or 50%). This converts the relay characteristics from dual slope into single slope and the breakpoint becomes immaterial. Next, adjust differential pickup at all terminals according to CT ratios, referencing the desired pickup to the line primary current (see below).

II. Set the breakpoints in each relay individually in accordance with the local CT ratio and the **CT TAP** setting. Next, adjust the differential pickup setting according to the terminal CT ratios. The slope value must be identical at all terminals.

For example:

- 2-Terminal Configuration: $\mathbf{CT_{RELAY1}}$ = 1000/5 and $\mathbf{CT_{RELAY2}}$ = 2000/5.

  Consequently, $\mathbf{CT\ TAP\ 1_{RELAY1}}$ = 2 and $\mathbf{CT\ TAP\ 1_{RELAY2}}$ = 0.5.

  To achieve maximum differential sensitivity, the minimum pickup is set to 0.2 pu at the terminal with a higher CT primary current, in this case 2000:5. The other terminal pickup is adjusted accordingly: $\mathbf{PICKUP_{RELAY1}}$ = 0.4 and $\mathbf{PICKUP_{RELAY2}}$ = 0.2

  Choosing the RELAY1 as a reference with break point BREAK PT_{RELAY1} = 5.0, the break point at RELAY2 must be chosen as BREAK PT_{RELAY2} = BREAK PT_{RELAY1} x CT_{RELAY1} / CT_{RELAY2} = 2.5. The simple check for this is as follows: BREAK PT_{RELAY1} x CT_{RELAY1} should be equal to BREAK PT_{RELAY2} x CT_{RELAY2}. As such, $\mathbf{BREAK\ PT_{RELAY1}}$ = 5.0 and $\mathbf{BREAK\ PT_{RELAY2}}$ = 2.5.

- 3-Terminal Configuration: $\mathbf{CT_{RELAY1}}$ = 1000/5, $\mathbf{CT_{RELAY2}}$ = 2000/5, and $\mathbf{CT_{RELAY3}}$ = 500/5.

  Therefore, $\mathbf{CT\ TAP\ 1_{RELAY1}}$ = 2.0, $\mathbf{CT\ TAP\ 1_{RELAY2}}$ = 0.5, and $\mathbf{CT\ TAP\ 1_{RELAY3}}$ = 2.0
  $\mathbf{CT\ TAP\ 2_{RELAY1}}$ = 0.5, $\mathbf{CT\ TAP\ 2_{RELAY2}}$ = 0.25, and $\mathbf{CT\ TAP\ 2_{RELAY3}}$ = 4.0.

  where: for RELAY1, Channel 1 communicates to RELAY2 and Channel 2 to RELAY3
  for RELAY2, Channel 1 communicates to RELAY1 and Channel 2 to RELAY3
  for RELAY3, Channel 1 communicates to RELAY1 and Channel 2 to RELAY2

  Consequently, to achieve the maximum sensitivity of 0.2 pu at the terminal with a CT = 2000/5 (400 A line primary differential current), $\mathbf{PICKUP_{RELAY1}}$ = 0.4, $\mathbf{PICKUP_{RELAY2}}$ = 0.2, and $\mathbf{PICKUP_{RELAY3}}$ = 0.8.

  Choosing RELAY1 as a reference with a break point BREAK PT_{RELAY1} = 5.0 pu, the break points for RELAY2 and RELAY3 are determined as follows:

  BREAK PT_{RELAY2} = BREAK PT_{RELAY1} x CT_{RELAY1} / CT_{RELAY2} = 2.5 pu
  BREAK PT_{RELAY3} = BREAK PT_{RELAY1} x CT_{RELAY1} / CT_{RELAY3} = 10.0 pu

  Check;

  BREAK PT_{RELAY1} x CT_{RELAY1} = 5.0 x 1000/5 = 1000
  BREAK PT_{RELAY2} x CT_{RELAY2} = 2.5 x 2000/5 = 1000
  BREAK PT_{RELAY3} x CT_{RELAY3} = 10.0 x 500/5 = 1000

  During on-load tests, the differential current at all terminals should be the same and generally equal to the charging current, if the TAP and CT ratio settings are chosen correctly.

9.3.1 DESCRIPTION

As indicated in the SETTINGS chapter, the L90 provides three basic methods of applying channel asymmetry compensation using GPS. Channel asymmetry can also be monitored with actual values and an indication signalled (FlexLogic™ operands 87L DIFF 1(2) MAX ASYM asserted) if channel asymmetry exceeds preset values. Depending on the implemented relaying philosophy, the relay can be programmed to perform the following on the loss of the GPS signal:

1. Enable GPS compensation on the loss of the GPS signal at any terminal and continue to operate the 87L element (using the memorized value of the last asymmetry) until a change in the channel round-trip delay is detected.
2. Enable GPS compensation on the loss of the GPS signal at any terminal and block the 87L element after a specified time.
3. Continuously operate the 87L element but only enable GPS compensation when *valid* GPS signals are available. This provides less sensitive protection on the loss of the GPS signal at any terminal and runs with higher pickup and restraint settings.

9.3.2 COMPENSATION METHOD 1

Enable GPS compensation on the loss of the GPS signal at any terminal and continue to operate the 87L element until a change in the channel round-trip delay is detected.

If GPS is enabled at all terminals and the GPS signal is present, the L90 compensates for the channel asymmetry. On the loss of the GPS signal, the L90 stores the last measured value of the channel asymmetry per channel and compensates for the asymmetry until the GPS clock is available. However, if the channel was switched to another physical path during GPS loss conditions, the 87L element must be blocked, since the channel asymmetry cannot be measured and system is no longer accurately synchronized. The value of the step change in the channel is preset in **L90 POWER SYSTEM** settings menu and signaled by the 87L DIFF 1(2) TIME CHNG FlexLogic™ operand. To implement this method, follow the steps below:

1. Enable Channel Asymmetry compensation by setting it to ON. Assign the GPS receiver failsafe alarm contact with the setting Block GPS Time Ref.



2. Create FlexLogic™ similar to that shown below to block the 87L element on GPS loss if step change in the channel delay occurs during GPS loss conditions or on a startup before the GPS signal is valid. For three-terminal systems, the 87L DIFF 1 TIME CHNG operand must be ORed with the 87L DIFF 2 TIME CHNG FlexLogic™ operand. The Block 87L (VO1) output is reset if the GPS signal is restored and the 87L element is ready to operate.



3. Assign virtual output BLOCK 87L (VO1) to the 87L Current Differential Block setting. It can be used to enable backup protection, raise an alarm, and perform other functions as per the given protection philosophy.

9.3.3 COMPENSATION METHOD 2

Enable GPS compensation on the loss of the GPS signal at any terminal and block the 87L element after a specified time.

This is a simple and conservative way of using the GPS feature. Follow steps 1 and 3 in Compensation Method 1. The FlexLogic™ is simple: 87L DIFF GPS FAIL-Timer-Virtual Output Block 87L (VO1). It is recommended that the timer be set no higher than 10 seconds.

9.3.4 COMPENSATION METHOD 3

Continuously operate the 87L element but enable GPS compensation only when valid GPS signals are available. This provides less sensitive protection on GPS signal loss at any terminal and runs with higher pickup and restraint settings.

This approach can be used carefully if maximum channel asymmetry is known and doesn't exceed certain values (2.0 to 2.5 ms). The 87L DIFF MAX ASYM operand can be used to monitor and signal maximum channel asymmetry. Essentially, the L90 switches to another setting group with higher pickup and restraint settings, sacrificing sensitivity to keep the 87L function operational.

1. Create FlexLogic™ similar to that shown below to switch the 87L element to Settings Group 2 (with most sensitive settings) if the L90 has a valid GPS time reference. If a GPS or 87L communications failure occurs, the L90 will switch back to Settings Group 1 with less sensitive settings.



2. Set the 87L element with different differential settings for Settings Groups 1 and 2 as shown below

Current Differential // GP...

SETTING	PARAMETER
Function	Enabled
Signal Source	SRC 1 (SRC 1)
Block	OFF
Pickup	0.50 pu
CT Tap 1	1.00
Restraint 1	40 %
Restraint 2	70 %
Breakpoint	1.0 pu
DTT	Enabled
Key DTT	OFF
Target	Latched
Events	Enabled

GPS.urs Grouped Elements: Group 1:

Current Differential // GP...

SETTING	PARAMETER
Function	Enabled
Signal Source	SRC 1 (SRC 1)
Block	OFF
Pickup	0.20 pu
CT Tap 1	1.00
Restraint 1	20 %
Restraint 2	40 %
Breakpoint	1.0 pu
DTT	Enabled
Key DTT	OFF
Target	Latched
Events	Enabled

GPS.urs Grouped Elements: Group 2:

3. Enable GPS compensation when the GPS signal is valid and switch to Settings Group 2 (with more sensitive settings) as shown below.

Setting Groups // GPS.urs : C:\Pro...

SETTING	PARAMETER
Function	Enabled
Block	OFF
Group 2 Activate On	GPS ON-Gr.2 On (VO2)
Group 3 Activate On	OFF

GPS.urs Control Elements

L90 Power System // GPS.urs : C:\Program F...

SETTING	PARAMETER
Chan Asymmetry Comp	GPS ON-Gr.2 On (VO2)
Block GPS Time Ref	GPS failsafe On(H5a)
Max Chan Asymmetry	1.5 ms
Round Trip Time Change	1.5 ms

GPS.urs System Setup

9.4.1 DESCRIPTION

Many high voltage lines have transformers tapped to the line serving as an economic approach to the supply of customer load. A typical configuration is shown in the figure below.



Figure 9–1: TYPICAL HV LINE CONFIGURATION

Two distinctly different approaches are available, Distance Backup and Distance Supervision, depending on which concerns are dominant. In either case, the distance function can provide a definite time backup feature to give a timed clearance for a failure of the L90 communications. Additionally, a POTT (Permissive Over-reaching Transfer Trip) scheme can be selected and activated after detection of an L90 communications failure, if an alternate lower bandwidth communications channel is available.

If **Distance Backup** is employed, dependability concerns usually relate to a failure of the communications. The distance elements can then effectively provide a means of fault identification and clearance. However, for a line with tapped transformers, a number of other issues need to be considered to ensure stability for the L90.

Any differential scheme has a potential problem when a LV fault occurs at the tapped transformer location, and the current at the tap is not measured. Because the transformer size can become quite large, the required increase in the differential setting to avoid operation for the LV bus fault can result in a loss of sensitivity.

If the tapped transformer is a source of zero sequence infeed, then the L90 zero-sequence current removal has to enabled as described in the next section.

The zero sequence infeed creates an apparent impedance setting issue for the backup ground distance and the zero sequence compensation term is also not accurate, so that the positive sequence reach setting must be increased to compensate. The phase distance reach setting may also have to be increased to cope with a transfer across the two transformers, but this is dependent on the termination and configuration of the parallel line.

Three terminal line applications generally will result in larger reach settings for the distance backup and require a calculation of the apparent impedance for a remote fault. This should be carried out for each of the three terminals, as the calculated apparent impedance will be different at each terminal.

Distance Supervision essentially offers a solution for the LV fault condition, but the differential setting must still be increased to avoid operation for an external L-g or L-L-g fault external ground fault. In addition, the distance element reach setting must still see all faults within the protected line and be less than the impedance for a LV bus fault

The effective SIR (source impedance ratio) for the LV fault generally is not high, so that CVT transients do not contribute to measuring errors.

If the distance supervision can be set to avoid operation for a transformer LV fault, then generally the filtering associated with the distance measuring algorithm will ensure no operation under magnetizing inrush conditions. The distance element can be safely set up to $2.5 \times V_{nom} / I_{peak}$, where V_{nom} is the system nominal voltage and I_{peak} is the peak value of the magnetizing inrush current.

For those applications where the tapped station is close to one terminal, then it may be difficult to set the distance supervision to reach the end of the line, and at the same time avoid operation for a LV fault. For this system configuration, a 3-terminal L90 should be utilized; the third terminal is then fed from CT on the high side of the tapped transformer.

9.4.2 PHASE DISTANCE

a) PHASE CURRENT SUPERVISION AND THE FUSE FAILURE ELEMENT

The phase-to-phase (delta) current is used to supervise the phase distance elements, primarily to ensure that in a de-energized state the distance elements will not be picked up due to noise or induced voltages, on the line.

However, this supervision feature may also be employed to prevent operation under fuse failure conditions. This obviously requires that the setting must be above maximum load current and less than the minimum fault conditions for which operation is expected. This potential problem may be avoided by the use of a separate fuse fail function, which means that the phase current supervision can be set much lower, typically 2 times the capacitance charging current of the line.

The usage of the fuse fail function is also important during double-contingency events such as an external fault during fuse fail conditions. The current supervision alone would not prevent maloperation in such circumstances.

It must be kept in mind that the Fuse Failure element provided on the L90 needs some time to detect fuse fail conditions. This may create a race between the instantaneous Zone 12 and the Fuse Failure element. Therefore, for maximum security, it is recommended to both set the current supervision above the maximum load current and use the Fuse Failure function. The current supervision prevents maloperation immediately after the fuse fail condition giving some time for the Fuse Failure element to take over and block the distance elements permanently. This is of a secondary importance for time-delayed Zones 2 through 4 as the Fuse Failure element has some extra time for guaranteed operation. The current supervision may be set below the maximum load current for the time delayed zones.

Blocking distance elements during fuse fail conditions may not be acceptable in some applications and/or under some protection philosophies. Applied solutions may vary from not using the Fuse Failure element for blocking at all; through using it and modifying – through FlexLogic™ and multiple setting groups mechanisms – other protection functions or other relays to provide some protection after detecting fuse fail conditions and blocking the distance elements; to using it and accepting the fact that the distance protection will not respond to subsequent internal faults until the problem is addressed.

NOTE

To be fully operational, the Fuse Failure element must be enabled, and its output FlexLogic™ operand must be indicated as the blocking signal for the selected protection elements.

For convenience, the current supervision threshold incorporates the $\sqrt{3}$ factor.

b) PHASE DISTANCE ZONE 2

The Zone 2 is an overreaching element, which essentially covers the final 10 to 20% whole of the line length with a time delay. The additional function for the Zone 2 is as a timed backup for faults on the remote bus. Typically the reach is set to 125% of the positive sequence impedance of the line, to ensure operation, with an adequate margin, for a fault at 100% of the line length. The necessary time delay must ensure that coordination is achieved with the clearance of a close-in fault on the next line section, including the breaker operating time.

Typically the Zone 2 time delay would be 0.2 to 0.6 sec., although this may have to be reviewed more carefully if a short line terminates on the remote bus because the two Zone 2 elements may overlap and therefore not coordinate satisfactorily.

9.4.3 GROUND DISTANCE

a) NEUTRAL CURRENT SUPERVISION

The current supervision for the ground distance elements responds to an internally calculated neutral current (3 x I_0). The setting for this element should be based on twice the zero-sequence line capacitance current or the maximum zero-sequence unbalance under maximum load conditions. This element should not be used to prevent an output when the load impedance is inside the distance characteristic on a steady state basis.

b) GROUND DISTANCE ZONE 2

To ensure that the Zone 2 can see 100% of the line, inter-circuit mutual effects must be considered, as they can contribute to a significant under-reach. Typically this may occur on double circuit lines, when both lines may carry the same current. An analytical study should be carried out to determine the appropriate reach setting.

The main purpose of this element is to operate for faults beyond the reach of the local Zone 1 element, and therefore a time delay must be used similar to the phase fault case.

9.5.1 DESCRIPTION

This scheme is intended for two-terminal line applications only.

This scheme uses an over-reaching Zone 2 distance element to essentially compare the direction to a fault at both the ends of the line.

Ground directional overcurrent functions available in the relay can be used in conjunction with the Zone 2 distance element to key the scheme and initiate its operation. This provides increased coverage for high-resistance faults.

Good directional integrity is the key requirement for an over-reaching forward-looking protection element used to supplement Zone 2. Even though any FlexLogic™ operand could be used for this purpose allowing the user to combine responses of various protection elements, or to apply extra conditions through FlexLogic™ equations, this extra signal is primarily meant to be the output operand from either the Negative-Sequence Directional IOC or Neutral Directional IOC. Both of these elements have separate forward (FWD) and reverse (REV) output operands. The forward indication should be used (NEG SEQ DIR OC1 FWD or NEUTRAL DIR OC1 FWD).

An important consideration is when one of the line terminals is open. It is then necessary to identify this condition and arrange for a continuous sending of the permissive signal or use a slower but more secure echo feature to send a signal to the other terminal, which is producing the fault infeed. With any echo scheme however, a means must be provided to avoid a permanent lock up of the transmit/receive loop. The echo co-ordination (ECHO DURATION) and lock-out (ECHO LOCK-OUT) timers perform this function by ensuring that the permissive signal is echoed once for a guaranteed duration of time before going to a lockout for a settable period of time.

It should be recognized that in ring bus or breaker and a half situations, it may be the line disconnect or a combination of the disconnect and/or the breaker(s) status that is the indication that the terminal is open.

The **POTT RX PICKUP DELAY** timer is included in the permissive receive path to ride through spurious receive outputs that may be produced during external faults, when power line carrier is utilized as the communications medium.

No current reversal logic is included for the overreaching phase and ground distance elements, because long reaches are not usually required for two terminal lines. A situation can occur however, where the ground distance element will have an extended reach. This situation is encountered when it is desired to account for the zero sequence inter-circuit mutual coupling. This is not a problem for the ground distance elements in the L90 which do have a current reversal logic built into their design as part of the technique used to improve ground fault directionality.

Unlike the distance protection elements the ground directional overcurrent functions do not have their reach well defined, therefore the current reversal logic is incorporated for the extra signal supplementing Zone 2 in the scheme. The transient blocking approach for this POTT scheme is to recognize that a permissive signal has been received and then allow a settable time **TRANS BLOCK PICKUP DELAY** for the local forward looking directional element to pick up.

The scheme generates an output operand (POTT TX) that is used to transmit the signal to the remote end. Choices of communications channel include Remote Inputs/Outputs and telecommunications interfaces. When used with telecommunications facilities the output operand should be assigned to operate an output contact connected to key the transmitter at the interface. Power Line Carrier (PLC) channels are not recommended for this scheme since the PLC signal can be interrupted by a fault.

For proper operation of the scheme the Zone 2 phase and ground distance elements must be enabled, configured and set per rules of distance relaying. The Line Pickup element should be enabled, configured and set properly to detect line-end-open/weak-infeed conditions.

If used by this scheme, the selected ground directional overcurrent function(s) must be enabled, configured and set accordingly The output operand from the scheme (POTT OP) must be configured to interface with other relay functions, output contacts in particular, in order to make the scheme fully operational. Typically, the output operand should be programmed to initiate a trip, breaker fail, and auto-reclose, and drive a user-programmable LED as per user application.

9.6.1 DISTANCE SETTINGS ON SERIES COMPENSATED LINES

Traditionally, the reach setting of an underreaching distance function shall be set based on the net inductive impedance between the potential source of the relay and the far-end busbar, or location for which the zone must not overreach. Faults behind series capacitors on the protected and adjacent lines need to be considered for this purpose. For further illustration a sample system shown in the figure below is considered.



Figure 9–2: SAMPLE SERIES COMPENSATED SYSTEM

Assuming 20% security margin, the underreaching zone shall be set as follows.

At the Sending Bus, one must consider an external fault at F1 as the 5 Ω capacitor would contribute to the overreaching effect. Any fault behind F1 is less severe as extra inductive line impedance increases the apparent impedance:

Reach Setting: 0.8 x (10 – 3 – 5) = 1.6 Ω if the line-side (B) VTs are used
Reach Setting: 0.8 x (10 – 4 – 3 – 5) = –1.6 Ω if the bus-side (A) VTs are used

The negative value means that an underreaching zone cannot be used as the circuit between the potential source of the relay and an external fault for which the relay must not pick-up, is overcompensated, i.e. capacitive.

At the Receiving Bus, one must consider a fault at F2:

Reach Setting: 0.8 x (10 – 4 – 2) = 3.2 Ω if the line-side (B) VTs are used
Reach Setting: 0.8 x (10 – 4 – 3 – 2) = 0.8 Ω if the bus-side (A) VTs are used

Practically, however, to cope with the effect of sub-synchronous oscillations, one may need to reduce the reach even more. As the characteristics of sub-synchronous oscillations are in complex relations with fault and system parameters, no solid setting recommendations are given with respect to extra security margin for sub-synchronous oscillations. It is strongly recommended to use a power system simulator to verify the reach settings or to use an adaptive L90 feature for dynamic reach control.

If the adaptive reach control feature is used, the **PHS DIST Z1 VOLT LEVEL** setting shall be set accordingly.

This setting is a sum of the overvoltage protection levels for all the series capacitors located between the relay potential source and the far-end busbar, or location for which the zone must not overreach. The setting is entered in pu of the phase VT nominal voltage (RMS, not peak value).

If a minimum fault current level (phase current) is causing a voltage drop across a given capacitor that prompts its air gap to flash over or its MOV to carry practically all the current, then the series capacitor shall be excluded from the calculations (the capacitor is immediately by-passed by its overvoltage protection system and does not cause any overreach problems).

If a minimum fault current does not guarantee an immediate capacitor by-pass, then the capacitor must be included in the calculation: its overvoltage protection level, either air gap flash-over voltage or MOV knee-point voltage, shall be used (RMS, not peak value).

Assuming none of the series capacitors in the sample system is guaranteed to get by-passed, the following calculations apply:

For the Sending Bus: 0.5 + 0.7 = 1.2 pu if the line-side (B) VTs are used
0.6 + 0.5 + 0.7 = 1.8 pu if the bus-side (A) VTs are used

For the Receiving Bus: 0.6 + 0.5 = 1.1 pu if the line-side (B) VTs are used
0.6 + 0.5 + 0.5 = 1.6 pu if the bus-side (A) VTs are used

9.6.2 GROUND DIRECTIONAL OVERCURRENT

Ground directional overcurrent function (negative-sequence or neutral) uses an offset impedance to guarantee correct fault direction discrimination. The following setting rules apply.

1. If the net impedance between the potential source and the local equivalent system is inductive, then there is no need for an offset. Otherwise, the offset impedance shall be at least the net capacitive reactance.
2. The offset cannot be higher than the net inductive reactance between the potential source and the remote equivalent system. For simplicity and extra security, the far-end busbar may be used rather than the remote equivalent system.

As the ground directional functions are meant to provide maximum fault resistance coverage, it is justified to assume that the fault current is very low and none of the series capacitors is guaranteed to get by-passed. Consider settings of the negative-sequence directional overcurrent protection element for the Sample Series Compensated System.

For the Sending Bus relay, bus-side VTs:

- Net inductive reactance from the relay into the local system = –2 + 3 = 1 Ω > 0; there is no need for offset.
- Net inductive reactance from relay through far-end busbar = –4 + 10 – 3 = 3 Ω; the offset cannot be higher than 3 Ω.
- It is recommended to use 1.5 Ω offset impedance.

For the Sending Bus relay, line-side VTs:

- Net inductive reactance from relay into local system = –2 + 3 – 4 = –3 Ω < 0; an offset impedance ≥3 Ω must be used.
- Net inductive reactance from relay through far-end busbar = 10 – 3 = 7 Ω; the offset cannot be higher than 7 Ω.
- It is recommended to use 5 Ω offset impedance.

For the Receiving Bus relay, bus-side VTs:

- Net inductive reactance from relay into local system = –5 + 7 = 2 Ω > 0; there is no need for offset.
- Net inductive reactance from relay through far-end busbar = –3 + 10 – 4 = 3 Ω; the offset cannot be higher than 3 Ω.
- It is recommended to use 1.5 Ω offset impedance.

For the Receiving Bus relay, line-side VTs:

- Net inductive reactance from relay into local system = –3 – 5 + 7 = –1 Ω < 0; an offset impedance ≥1 Ω must be used.
- Net inductive reactance from relay through far-end busbar = 10 – 4 = 6 Ω; the offset cannot be higher than 6 Ω.
- It is recommended to use 3.5 Ω offset impedance.

9.7.1 DESCRIPTION

The L90 protection system could be applied to lines with tapped transformer(s) even if the latter has its windings connected in a grounded wye on the line side and the transformer(s) currents are not measured by the L90 protection system. The following approach is recommended.

If the setting **SYSTEM SETUP ⇨⇩ L90 POWER SYSTEM ⇨⇩ ZERO-SEQ CURRENT REMOVAL** is "Enabled", all relays at the line terminals are calculating zero-sequence for both local and remote currents and are removing this current from the phase currents. This ensures the differential current is immune to the zero-sequence current outfeed caused by the in-zone transformer with a primary wye-connected winding solidly grounded neutral.

At all terminals the following is being performed:

I_L_0 = (I_L_A + I_L_B + I_L_C) / 3) : local zero-sequence current
I_R_0 = (I_R_A + I_R_B + I_R_C) / 3 : remote zero-sequence current

Now, the I_PHASE – I_0 values (for Local and Remote) are being used instead of pure phase currents for differential and restraint current calculations. See the THEORY OF OPERATION chapter for additional details.

For example, the operating current in phase A is determined as:

I^2op_A = |(I_L_A – I_L_0) + (I_R_A – I_R_0) $|^2$: squared operating current, phase A

where: I_L_A = "local" current phase A
I_R_A = "remote" current phase A
I_L_0 = local zero-sequence current
I_R_0 = remote zero-sequence current
I^2op_A = operating (differential) squared current phase A

The restraint current is calculated in a similar way.

NOTE

When the **ZERO-SEQ CURRENT REMOVAL** feature is enabled, the modified (I_0 removed) differential current in all three phases is shown in the **ACTUAL VALUES ⇨⇩ METERING ⇨ 87L DIFFERENTIAL CURRENT** menu. Local and remote currents values are not changed.

9.7.2 TRANSFORMER LOAD CURRENTS

As the tapped line may be energized from one terminal only, or there may be a low current flowing through the line, the slope setting of the differential characteristic would not guarantee stability of the relay on transformer load currents. Consequently, a pickup setting must be risen accordingly in order to prevent maloperation. The L90 forms its restraint current in a unique way as explained in Chapter 8. Unlike traditional approaches, the effects of slope and pickup settings are combined: the higher the slope, the lower the pickup setting required for the same restraining effect.

Assuming the line energized from one terminal and the current is below the lower break-point of the characteristic one should consider the following stability conditions in order to select the pickup (P) and slope (S_1) settings (I_{LOAD} is a maximum total load current of the tapped transformer(s)).

- **Two-terminal applications:**

  $$I_{op}^2 = I_{LOAD}^2$$
  $$I_{REST}^2 = 2S_1^2 I_{LOAD}^2 + 2P^2$$
  Stability condition: $2S_1^2 I_{LOAD}^2 + 2P^2 > I_{LOAD}^2$

- **Three-terminal applications:**

  $$I_{op}^2 = I_{LOAD}^2$$
  $$I_{REST}^2 = \frac{4}{3} S_1^2 I_{LOAD}^2 + 2P^2$$
  Stability condition: $\frac{4}{3} S_1^2 I_{LOAD}^2 + 2P^2 > I_{LOAD}^2$

The above calculations should take into account the requirement for the pickup setting resulting from line charging currents. Certainly, a security factor must be applied to the above stability conditions. Alternatively, distance supervision can be considered to prevent maloperation due to transformer load currents.

9.7.3 LV-SIDE FAULTS

Distance supervision should be used to prevent maloperation of the L90 protection system during faults on the LV side of the transformer(s). As explained in the Distance Backup/Supervision section of this Chapter, the distance elements should be set to overreach all the line terminals and at the same time safely underreach the LV busbars of all the tapped transformers. This may present some challenge particularly for long lines and large transformer tapped close to the substations. If the L90 system retrofits distance relays, there is a good chance that one can set the distance elements to satisfy the imposed requirements.

If more than one transformer is tapped, particularly on parallel lines, and the LV sides are interconnected, detailed short circuit studies may be needed to determine the distance settings.

9.7.4 EXTERNAL GROUND FAULTS

External ground faults behind the line terminals will be seen by the overreaching distance elements. At the same time, the tapped transformer(s), if connected in a grounded wye, will feed the zero-sequence current. This current is going to be seen at one L90 terminal only, will cause a spurious differential signal, and consequently, may cause maloperation.

The L90 ensures stability in such a case by removing the zero-sequence current from the phase cur-rents prior to calculating the operating and restraining signals (**SETTINGS** ⇨⇩ **SYSTEM SETUP** ⇨⇩ **L90 POWER SYSTEM** ⇨⇩ **ZERO-SEQ CURRENT REMOVAL** = "Enabled"). Removing the zero-sequence component from the phase currents may cause the L90 to overtrip healthy phases on internal ground fault. This is not a limitation, as the single-pole tripping is not recommended for lines with tapped transformers.

10.1.1 CHANNEL TESTING

The communications system transmits and receives data between two or three terminals for the 87L function. The system is designed to work with multiple channel options including direct and multiplexed optical fiber, G.703, and RS422. The speed is 64 Kbaud in a transparent synchronous mode with automatic synchronous character detection and CRC insertion.

The Local Loopback Channel Test verifies the L90 communication modules are working properly. The Remote Loopback Channel Test verifies the communication link between the relays meets requirements (BER less than 10^{-4}). All tests are verified by using the internal channel monitoring and the monitoring in the Channel Tests. All of the tests presented in this section must be either OK or PASSED.

1. Verify that a type “W” module is placed in slot ‘W’ in both relays (e.g. W7J).
2. Interconnect the two relays using the proper media (e.g. single mode fiber cable) observing correct connection of receiving (Rx) and transmitting (Tx) communications paths and turn power on to both relays.
3. Verify that the Order Code in both relays is correct.
4. Cycle power off/on in both relays.
5. Verify and record that both relays indicate In Service on the front display.
6. Make the following setting change in both relays: **GROUPED ELEMENTS ⇨⇩ GROUP 1 ⇨⇩ CURRENT DIFFERENTIAL ELEMENTS ⇨ CURRENT DIFFERENTIAL ⇨ CURRENT DIFF FUNCTION:** “Enabled”.
7. Verify and record that both relays have established communications with the following status checks:

   ACTUAL VALUES ⇨⇩ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ CHANNEL 1 STATUS: “OK”
   ACTUAL VALUES ⇨⇩ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ CHANNEL 2 STATUS: “OK” (If used)
8. Make the following setting change in both relays: **TESTING ⇨ TEST MODE**: “Enabled”.
9. Make the following setting change in both relays:

   TESTING ⇨⇩ CHANNEL TESTS ⇨⇩ LOCAL LOOPBACK TEST ⇨⇩ LOCAL LOOPBACK CHANNEL NUMBER: "1"
10. Initiate the Local Loopback Channel Tests by making the following setting change:

    TESTING ⇨⇩ CHANNEL TESTS ⇨⇩ LOCAL LOOPBACK TEST ⇨⇩ LOCAL LOOPBACK FUNCTION: "Yes"

    Expected result: In a few seconds “Yes” should change to “Local Loopback Test PASSED” and then to “No”, signifying the test was successfully completed and the communication modules operated properly.
11. If Channel 2 is used, make the following setting change and repeat Step 10 for Channel 2 as performed for channel 1:

    TESTING ⇨⇩ CHANNEL TESTS ⇨⇩ LOCAL LOOPBACK TEST ⇨⇩ LOCAL LOOPBACK CHANNEL NUMBER: "2"
12. Verify and record that the Local Loopback Test was performed properly with the following status check:

    ACTUAL VALUES ⇨⇩ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ CHANNEL 1(2) LOCAL LOOPBACK STATUS: "OK"
13. Make the following setting change in one of the relays:

    TESTING ⇨⇩ CHANNEL TESTS ⇨⇩ REMOTE LOOPBACK TEST ⇨⇩ REMOTE LOOPBACK CHANNEL NUMBER: "1"
14. Initiate the Remote Loopback Channel Tests by making the following setting change:

    TESTING ⇨⇩ CHANNEL TESTS ⇨⇩ REMOTE LOOPBACK ⇨ REMOTE LOOPBACK FUNCTION: "Yes"

    Expected result: The “Running Remote Loopback Test” message appears; within 60 to 100 sec. the “Remote Loopback Test PASSED” message appears for a few seconds and then changes to “No”, signifying the test successfully completed and communications with the relay were successfully established. The “Remote Loopback Test FAILED” message indicates that either the communication link quality does not meet requirements (BER less than 10^{-4}) or the channel is not established – check the communications link connections.
15. If Channel 2 is used, make the following setting change and repeat Step 14 for Channel 2 as performed for Channel 1:

    TESTING ⇨⇩ CHANNEL TESTS ⇨⇩ REMOTE LOOPBACK TEST ⇨⇩ REMOTE LOOPBACK CHANNEL NUMBER: "2"
16. Verify and record the Remote Loopback Test was performed properly with the following status check:

    ACTUAL VALUES ⇨⇩ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ CHANNEL 1(2) REMOTE LOOPBACK STATUS: "OK"

17. Verify and record that Remote Loopback Test fails during communications failures as follows: start test as per Steps 13 to 14 and in 2 to 5 seconds disconnect the fiber Rx cable on the corresponding channel.

    Expected result: The "Running Remote Loopback Test" message appears. When the channel is momentarily cut off, the "Remote Loopback Test FAILED" message is displayed. The status check should read as follows: **ACTUAL VALUES ⇩ STATUS ⇩ CHANNEL TESTS ⇨ CHANNEL 1(2) LOCAL LOOPBACK STATUS:** "Fail"

18. Re-connect the fiber Rx cable. Repeat Steps 13 to 14 and verify that Remote Loopback Test performs properly again.

19. Verify and record that Remote Loopback Test fails if communications are not connected properly by disconnecting the fiber Rx cable and repeating Steps 13 to 14.

    Expected result: The **ACTUAL VALUES ⇨⇩ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ CHANNEL 1(2) REMOTE LOOPBACK TEST:** "Fail" message should be constantly on the display.

20. Repeat Steps 13 to 14 and verify that Remote Loopback Test is correct.

21. Make the following setting change in both relays: **TESTING ⇨ TEST MODE**: "Disabled"

NOTE

During channel tests, verify in the ACTUAL VALUES ⇨⇩ STATUS ⇨⇩ CHANNEL TESTS ⇨ CHANNEL 1(2) LOST PACKETS display that the values are very low – even 0. If values are comparatively high, settings of communications equipment (if applicable) should be checked.

10.1.2 CLOCK SYNCHRONIZATION TESTS

The 87L clock synchronization is based upon a peer-to-peer architecture in which all relays are Masters. The relays are synchronized in a distributed fashion. The clocks are phase synchronized to each other and frequency synchronized to the power system frequency. The performance requirement for the clock synchronization is a maximum error of ±130 μs.

All tests are verified by using PFLL status displays. All PFLL status displays must be either OK or Fail.

1. Ensure that Steps 1 through 7 inclusive of the previous section are completed.

2. Verify and record that both relays have established communications with the following checks after 60 to 120 seconds:

   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ CHANNEL 1(2) STATUS: "OK"
   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ REMOTE LOOPBACK STATUS: "n/a"
   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ PFLL STATUS: "OK"

3. Disconnect the fiber Channel 1(2) Tx cable for less than 66 ms (not possible with direct fiber module).

   Expected result: **ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ CHANNEL 1(2) STATUS:** "OK"
   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ REMOTE LOOPBACK STATUS: "n/a"
   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ PFLL STATUS: "OK"

   If fault conditions are applied to the relay during these tests, it trips with a specified 87L operation time.

4. Disconnect the fiber Channel 1(2) Tx cable for more than 66 ms but less than 5 seconds.

   Expected result: **ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ CHANNEL 1(2) STATUS:** "OK"
   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ REMOTE LOOPBACK STATUS: "n/a"
   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ PFLL STATUS: "OK"

   If fault conditions are applied to the relay (after the channel is brought back) during these tests, it trips with a specified 87L operation time plus 50 to 80 ms required for establishing PFLL after such interruption.

5. Disconnect the fiber Channel 1(2) Tx cable for more than 5 seconds.

   Expected result: **ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ CHANNEL 1(2) STATUS:** "OK"
   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ REMOTE LOOPBACK STATUS: "n/a"
   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ PFLL STATUS: "Fail"

6. Reconnect the fiber Channel 1(2) Tx cable and in 6 to 8 seconds confirm that the relays have re-established communications again with the following status checks:

   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨ CHANNEL 1(2) STATUS: "OK"
   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ REMOTE LOOPBACK STATUS: "n/a"
   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨⇩ PFLL STATUS: "OK"

7. Apply a current of 0.5 pu at a frequency 1 to 3% higher or lower than nominal only to local relay phase A to verify that frequency tracking will not affect PFLL when only one relay has a current input and both relays track frequency. Wait 200 seconds and verify the following:

   ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS ⇨ PFLL STATUS: "OK"
   ACTUAL VALUES ⇨⇩ METERING ⇨⇩ TRACKING FREQUENCY ⇨ TRACKING FREQUENCY: actual frequency at both relays

NOTE

For 3-terminal configuration, the above-indicated tests should be carried out accordingly.

10.1.3 CURRENT DIFFERENTIAL

The 87L element has adaptive restraint and dual slope characteristics. The pickup slope settings and the breakpoint settings determine the element characteristics. The relay displays both local and remote current magnitudes and angles and the differential current which helps with start-up activities. When a differential condition is detected, the output operands from the element will be asserted along with energization of faceplate event indicators.

1. Ensure that relay will not issue any undesired signals to other equipment.
2. Ensure that relays are connected to the proper communication media, communications tests have been performed and the CHANNEL and PFLL STATUS displays indicate OK.
3. Minimum pickup test with local current only:
   - Ensure that all 87L setting are properly entered into the relay and connect a test set to the relay to inject current into Phase A.
   - Slowly increase the current until the relay operates and note the pickup value. The theoretical value of operating current below the breakpoint is given by the following formula, where P is the pickup setting and S_1 is the Slope 1 setting (in decimal format):

$$I_{op} = \sqrt{2 \times \frac{P^2}{1 - 2S_1^2}} \quad \text{(EQ 10.1)}$$

   - Repeat the above test for different slope and pickup settings, if desired.
   - Repeat the above tests for Phases B and C.
4. Minimum pickup test with local current and simulated remote current (pure internal fault simulation):
   - Disconnect the local relay from the communications channel.
   - Loop back the transmit signal to the receive input on the back of the relay.
   - Wait until the CHANNEL and PFLL status displays indicate OK.
   - Slowly increase the current until the relay operates and note the pickup value. The theoretical value of operating current below breakpoint is given by the following formula:

$$I_{op} = \sqrt{2 \times \frac{2P^2}{(1 - \text{TAP})^2 - 2S_1^2(1 + \text{TAP}^2)}} \quad \text{(EQ 10.2)}$$

     where TAP represents the CT Tap setting for the corresponding channel.
   - Repeat the above test for different slope and pickup settings, if desired.
   - During the tests, observe the current phasor at **ACTUAL VALUES ⇨⇩ METERING ⇨ 87L DIFF CURRENT š LOCAL IA**. This phasor should also be seen at **ACTUAL VALUES ⇨⇩ METERING ⇨ 87L DIFF CURRENT ⇨⇩ TERMINAL 1(2) IA** along with a phasor of twice the magnitude at **ACTUAL VALUES ⇨⇩ METERING ⇨ 87L DIFF CURRENT ⇨⇩ IA DIFF.**
   - Repeat the above tests for Phases B and C.
   - Restore the communication circuits to normal.

NOTE

Download the L90 Test software from the GE Multilin website (http://www.GEindustrial.com/multilin) or contact GE Multilin for information about the L90 current differential test program which allows the user to simulate different operating conditions for verifying correct responses of the relays during commissioning activities.

10.1.4 LOCAL-REMOTE RELAY TESTS

a) DIRECT TRANSFER TRIP (DTT) TESTS

The direct transfer trip is a function by which one relay sends a signal to a remote relay to cause a trip of remote equipment.

The local relay trip outputs will close upon receiving a Direct Transfer Trip from the remote relay.

TEST PROCEDURE:

1. Ensure that relay will not issue any undesired signals to other equipment and all previous tests have been completed successfully.
2. Cycle power off/on in both relays.
3. Verify and record that both relays indicate In Service on the faceplate display.
4. Make the following setting change in the **SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨⇩ LINE DIFFERENTIAL ELEMENTS ⇨ CURRENT DIFFERENTIAL** menu of both relays:

   CURRENT DIFF FUNCTION: "Enabled"
5. Verify and record that both relays have established communications by performing the following status check thorough the **ACTUAL VALUES ⇨ STATUS ⇨⇩ CHANNEL TESTS** menu:

   CHANNEL 1(2) STATUS: "OK"
6. At the remote relay, make the following changes in the **SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨⇩ LINE DIFFERENTIAL ELEMENTS ⇨⇩ CURRENT DIFFERENTIAL** menu:

   CURRENT DIFF DTT: "Enabled"
7. At the Local relay, make the following changes in the **SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ CONTACT OUTPUT N1** menu:

   CONTACT OUTPUT N1 OPERATE: "87L DIFF RECVD DTT A"
   CONTACT OUTPUT N2 OPERATE: "87L DIFF RECVD DTT B"
   CONTACT OUTPUT N3 OPERATE: "87L DIFF RECVD DTT C"
8. At the Local relay, verify that **ACTUAL VALUES ⇨ STATUS ⇨⇩ CONTACT OUTPUTS ⇨⇩ Cont Op N1** is in the "Off" state.
9. Apply current to phase A of the remote relay and increase until 87L operates.
10. At the Local relay, observe **ACTUAL VALUES ⇨ STATUS ⇨⇩ CONTACT OUTPUTS ⇨⇩ Cont Op N1** is now in the "On" state.
11. Repeat steps 8 through 10 for phases A and B and observe Contact Outputs N2 and N3, respectively.
12. Repeat steps 8 through 11 with the Remote and Local relays inter-changed.
13. Make the following setting change in the **SETTINGS ⇨⇩ GROUPED ELEMENTS ⇨⇩ LINE DIFFERENTIAL ELEMENTS ⇨ CURRENT DIFFERENTIAL** menu of both relays:

    CURRENT DIFF FUNCTION: "Disabled"
14. At the Remote relay, set **SETTINGS ⇨⇩ INPUTS/OUTPUTS ⇨⇩ CONTACT OUTPUT N1 ⇨⇩ CONTACT OUTPUT N1 OPERATE** to the CURRENT DIFF KEY DTT operand.
15. At the Local relay, observe under the **ACTUAL VALUES ⇨ STATUS ⇨⇩ CONTACT OUTPUTS** menu that **CONTACT OUTPUT N1**, **N2** and **N3** are "Off".
16. At the Remote relay, set **SETTINGS ⇨⇩ TESTING ⇨⇩ FORCE CONTACT INPUTS ⇨ FORCE Cont Ip N1** to "Closed".
17. At the Local relay, observe under **ACTUAL VALUES ⇨ STATUS ⇨⇩ CONTACT OUTPUTS** that **CONTACT OUTPUT N1**, **N2** and **N3** are now "On".
18. At both the Local and Remote relays, return all settings to normal.

b) FINAL TESTS

As proper operation of the relay is fundamentally dependent on the correct installation and wiring of the CTs, it must be confirmed that correct data is brought into the relays by an on-load test in which simultaneous measurements of current and voltage phasors are made at all line terminals. These phasors and differential currents can be monitored at the **ACTUAL VALUES ⇨⇩ METERING ⇨ 87L DIFFERENTIAL CURRENT** menu where all current magnitudes and angles can be observed and conclusions of proper relay interconnections can be made.

A

Table A–1: FLEXANALOG PARAMETERS (Sheet 1 of 6)

ADDR	DATA ITEM
6144	SRC 1 Phase A Current RMS
6146	SRC 1 Phase B Current RMS
6148	SRC 1 Phase C Current RMS
6150	SRC 1 Neutral Current RMS
6152	SRC 1 Phase A Current Magnitude
6154	SRC 1 Phase A Current Angle
6155	SRC 1 Phase B Current Magnitude
6157	SRC 1 Phase B Current Angle
6158	SRC 1 Phase C Current Magnitude
6160	SRC 1 Phase C Current Angle
6161	SRC 1 Neutral Current Magnitude
6163	SRC 1 Neutral Current Angle
6164	SRC 1 Ground Current RMS
6166	SRC 1 Ground Current Magnitude
6168	SRC 1 Ground Current Angle
6169	SRC 1 Zero Sequence Current Magnitude
6171	SRC 1 Zero Sequence Current Angle
6172	SRC 1 Positive Sequence Current Magnitude
6174	SRC 1 Positive Sequence Current Angle
6175	SRC 1 Negative Sequence Current Magnitude
6177	SRC 1 Negative Sequence Current Angle
6178	SRC 1 Differential Ground Current Magnitude
6180	SRC 1 Differential Ground Current Angle
6208	SRC 2 Phase A Current RMS
6210	SRC 2 Phase B Current RMS
6212	SRC 2 Phase C Current RMS
6214	SRC 2 Neutral Current RMS
6216	SRC 2 Phase A Current Magnitude
6218	SRC 2 Phase A Current Angle
6219	SRC 2 Phase B Current Magnitude
6221	SRC 2 Phase B Current Angle
6222	SRC 2 Phase C Current Magnitude
6224	SRC 2 Phase C Current Angle
6225	SRC 2 Neutral Current Magnitude
6227	SRC 2 Neutral Current Angle
6228	SRC 2 Ground Current RMS
6230	SRC 2 Ground Current Magnitude
6232	SRC 2 Ground Current Angle
6233	SRC 2 Zero Sequence Current Magnitude
6235	SRC 2 Zero Sequence Current Angle
6236	SRC 2 Positive Sequence Current Magnitude
6238	SRC 2 Positive Sequence Current Angle
6239	SRC 2 Negative Sequence Current Magnitude
6241	SRC 2 Negative Sequence Current Angle
6242	SRC 2 Differential Ground Current Magnitude
6244	SRC 2 Differential Ground Current Angle
6656	SRC 1 Phase AG Voltage RMS
6658	SRC 1 Phase BG Voltage RMS
6660	SRC 1 Phase CG Voltage RMS

Table A–1: FLEXANALOG PARAMETERS (Sheet 2 of 6)

ADDR	DATA ITEM
6662	SRC 1 Phase AG Voltage Magnitude
6664	SRC 1 Phase AG Voltage Angle
6665	SRC 1 Phase BG Voltage Magnitude
6667	SRC 1 Phase BG Voltage Angle
6668	SRC 1 Phase CG Voltage Magnitude
6670	SRC 1 Phase CG Voltage Angle
6671	SRC 1 Phase AB Voltage RMS
6673	SRC 1 Phase BC Voltage RMS
6675	SRC 1 Phase CA Voltage RMS
6677	SRC 1 Phase AB Voltage Magnitude
6679	SRC 1 Phase AB Voltage Angle
6680	SRC 1 Phase BC Voltage Magnitude
6682	SRC 1 Phase BC Voltage Angle
6683	SRC 1 Phase CA Voltage Magnitude
6685	SRC 1 Phase CA Voltage Angle
6686	SRC 1 Auxiliary Voltage RMS
6688	SRC 1 Auxiliary Voltage Magnitude
6690	SRC 1 Auxiliary Voltage Angle
6691	SRC 1 Zero Sequence Voltage Magnitude
6693	SRC 1 Zero Sequence Voltage Angle
6694	SRC 1 Positive Sequence Voltage Magnitude
6696	SRC 1 Positive Sequence Voltage Angle
6697	SRC 1 Negative Sequence Voltage Magnitude
6699	SRC 1 Negative Sequence Voltage Angle
6720	SRC 2 Phase AG Voltage RMS
6722	SRC 2 Phase BG Voltage RMS
6724	SRC 2 Phase CG Voltage RMS
6726	SRC 2 Phase AG Voltage Magnitude
6728	SRC 2 Phase AG Voltage Angle
6729	SRC 2 Phase BG Voltage Magnitude
6731	SRC 2 Phase BG Voltage Angle
6732	SRC 2 Phase CG Voltage Magnitude
6734	SRC 2 Phase CG Voltage Angle
6735	SRC 2 Phase AB Voltage RMS
6737	SRC 2 Phase BC Voltage RMS
6739	SRC 2 Phase CA Voltage RMS
6741	SRC 2 Phase AB Voltage Magnitude
6743	SRC 2 Phase AB Voltage Angle
6744	SRC 2 Phase BC Voltage Magnitude
6746	SRC 2 Phase BC Voltage Angle
6747	SRC 2 Phase CA Voltage Magnitude
6749	SRC 2 Phase CA Voltage Angle
6750	SRC 2 Auxiliary Voltage RMS
6752	SRC 2 Auxiliary Voltage Magnitude
6754	SRC 2 Auxiliary Voltage Angle
6755	SRC 2 Zero Sequence Voltage Magnitude
6757	SRC 2 Zero Sequence Voltage Angle
6758	SRC 2 Positive Sequence Voltage Magnitude
6760	SRC 2 Positive Sequence Voltage Angle

Table A–1: FLEXANALOG PARAMETERS (Sheet 3 of 6)

ADDR	DATA ITEM
6761	SRC 2 Negative Sequence Voltage Magnitude
6763	SRC 2 Negative Sequence Voltage Angle
7168	SRC 1 Three Phase Real Power
7170	SRC 1 Phase A Real Power
7172	SRC 1 Phase B Real Power
7174	SRC 1 Phase C Real Power
7176	SRC 1 Three Phase Reactive Power
7178	SRC 1 Phase A Reactive Power
7180	SRC 1 Phase B Reactive Power
7182	SRC 1 Phase C Reactive Power
7184	SRC 1 Three Phase Apparent Power
7186	SRC 1 Phase A Apparent Power
7188	SRC 1 Phase B Apparent Power
7190	SRC 1 Phase C Apparent Power
7192	SRC 1 Three Phase Power Factor
7193	SRC 1 Phase A Power Factor
7194	SRC 1 Phase B Power Factor
7195	SRC 1 Phase C Power Factor
7200	SRC 2 Three Phase Real Power
7202	SRC 2 Phase A Real Power
7204	SRC 2 Phase B Real Power
7206	SRC 2 Phase C Real Power
7208	SRC 2 Three Phase Reactive Power
7210	SRC 2 Phase A Reactive Power
7212	SRC 2 Phase B Reactive Power
7214	SRC 2 Phase C Reactive Power
7216	SRC 2 Three Phase Apparent Power
7218	SRC 2 Phase A Apparent Power
7220	SRC 2 Phase B Apparent Power
7222	SRC 2 Phase C Apparent Power
7224	SRC 2 Three Phase Power Factor
7225	SRC 2 Phase A Power Factor
7226	SRC 2 Phase B Power Factor
7227	SRC 2 Phase C Power Factor
7552	SRC 1 Frequency
7553	SRC 2 Frequency
7680	SRC 1 Demand Ia
7682	SRC 1 Demand Ib
7684	SRC 1 Demand Ic
7686	SRC 1 Demand Watt
7688	SRC 1 Demand Var
7690	SRC 1 Demand Va
7696	SRC 2 Demand Ia
7698	SRC 2 Demand Ib
7700	SRC 2 Demand Ic
7702	SRC 2 Demand Watt
7704	SRC 2 Demand Var
7706	SRC 2 Demand Va
9040	Prefault Phase A Current Magnitude
9042	Prefault Phase B Current Magnitude
9044	Prefault Phase C Current Magnitude
9046	Prefault Zero Sequence Current

Table A–1: FLEXANALOG PARAMETERS (Sheet 4 of 6)

ADDR	DATA ITEM
9048	Prefault Positive Sequence Current
9050	Prefault Negative Sequence Current
9052	Prefault Phase A Voltage
9054	Prefault Phase B Voltage
9056	Prefault Phase C Voltage
9058	Last Fault Location
9216	Synchrocheck 1 Delta Voltage
9218	Synchrocheck 1 Delta Frequency
9219	Synchrocheck 1 Delta Phase
9220	Synchrocheck 2 Delta Voltage
9222	Synchrocheck 2 Delta Frequency
9223	Synchrocheck 2 Delta Phase
9344	Local IA Magnitude
9346	Local IB Magnitude
9348	Local IC Magnitude
9350	Remote1 IA Magnitude
9352	Remote1 IB Magnitude
9354	Remote1 IC Magnitude
9356	Remote2 IA Magnitude
9358	Remote2 IB Magnitude
9360	Remote2 IC Magnitude
9362	Differential Current IA Magnitude
9364	Differential Current IB Magnitude
9366	Differential Current IC Magnitude
9368	Local IA Angle
9369	Local IB Angle
9370	Local IC Angle
9371	Remote1 IA Angle
9372	Remote1 IB Angle
9373	Remote1 IC Angle
9374	Remote2 IA Angle
9375	Remote2 IB Angle
9376	Remote2 IC Angle
9377	Differential Current IA Angle
9378	Differential Current IB Angle
9379	Differential Current IC Angle
9380	Op Square Current IA
9382	Op Square Current IB
9384	Op Square Current IC
9386	Restraint Square Current IA
9388	Restraint Square Current IB
9390	Restraint Square Current IC
13504	DCMA Inputs 1 Value
13505	DCMA Inputs 2 Value
13506	DCMA Inputs 3 Value
13507	DCMA Inputs 4 Value
13508	DCMA Inputs 5 Value
13509	DCMA Inputs 6 Value
13510	DCMA Inputs 7 Value
13511	DCMA Inputs 8 Value
13512	DCMA Inputs 9 Value
13513	DCMA Inputs 10 Value

Table A–1: FLEXANALOG PARAMETERS (Sheet 5 of 6)

ADDR	DATA ITEM
13514	DCMA Inputs 11 Value
13515	DCMA Inputs 12 Value
13516	DCMA Inputs 13 Value
13517	DCMA Inputs 14 Value
13518	DCMA Inputs 15 Value
13519	DCMA Inputs 16 Value
13520	DCMA Inputs 17 Value
13521	DCMA Inputs 18 Value
13522	DCMA Inputs 19 Value
13523	DCMA Inputs 20 Value
13524	DCMA Inputs 21 Value
13525	DCMA Inputs 22 Value
13526	DCMA Inputs 23 Value
13527	DCMA Inputs 24 Value
13552	RTD Inputs 1 Value
13553	RTD Inputs 2 Value
13554	RTD Inputs 3 Value
13555	RTD Inputs 4 Value
13556	RTD Inputs 5 Value
13557	RTD Inputs 6 Value
13558	RTD Inputs 7 Value
13559	RTD Inputs 8 Value
13560	RTD Inputs 9 Value
13561	RTD Inputs 10 Value
13562	RTD Inputs 11 Value
13563	RTD Inputs 12 Value
13564	RTD Inputs 13 Value
13565	RTD Inputs 14 Value
13566	RTD Inputs 15 Value
13567	RTD Inputs 16 Value
13568	RTD Inputs 17 Value
13569	RTD Inputs 18 Value
13570	RTD Inputs 19 Value
13571	RTD Inputs 20 Value
13572	RTD Inputs 21 Value
13573	RTD Inputs 22 Value
13574	RTD Inputs 23 Value
13575	RTD Inputs 24 Value
13576	RTD Inputs 25 Value
13577	RTD Inputs 26 Value
13578	RTD Inputs 27 Value
13579	RTD Inputs 28 Value
13580	RTD Inputs 29 Value
13581	RTD Inputs 30 Value
13582	RTD Inputs 31 Value
13583	RTD Inputs 32 Value
13584	RTD Inputs 33 Value
13585	RTD Inputs 34 Value
13586	RTD Inputs 35 Value
13587	RTD Inputs 36 Value
13588	RTD Inputs 37 Value
13589	RTD Inputs 38 Value

Table A–1: FLEXANALOG PARAMETERS (Sheet 6 of 6)

ADDR	DATA ITEM
13590	RTD Inputs 39 Value
13591	RTD Inputs 40 Value
13592	RTD Inputs 41 Value
13593	RTD Inputs 42 Value
13594	RTD Inputs 43 Value
13595	RTD Inputs 44 Value
13596	RTD Inputs 45 Value
13597	RTD Inputs 46 Value
13598	RTD Inputs 47 Value
13599	RTD Inputs 48 Value
13600	Ohm Inputs 1 Value
13601	Ohm Inputs 2 Value
32768	Tracking Frequency
39425	FlexElement 1 Actual
39426	FlexElement 2 Actual
39427	FlexElement 3 Actual
39428	FlexElement 4 Actual
39429	FlexElement 5 Actual
39430	FlexElement 6 Actual
39431	FlexElement 7 Actual
39432	FlexElement 8 Actual
40971	Current Setting Group

A

B.1.1 INTRODUCTION

The UR series relays support a number of communications protocols to allow connection to equipment such as personal computers, RTUs, SCADA masters, and programmable logic controllers. The Modicon Modbus RTU protocol is the most basic protocol supported by the UR. Modbus is available via RS232 or RS485 serial links or via ethernet (using the Modbus/TCP specification). The following description is intended primarily for users who wish to develop their own master communication drivers and applies to the serial Modbus RTU protocol. Note that:

- The UR always acts as a slave device, meaning that it never initiates communications; it only listens and responds to requests issued by a master computer.
- For Modbus®, a subset of the Remote Terminal Unit (RTU) protocol format is supported that allows extensive monitoring, programming, and control functions using read and write register commands.

B.1.2 PHYSICAL LAYER

The Modbus® RTU protocol is hardware-independent so that the physical layer can be any of a variety of standard hardware configurations including RS232 and RS485. The relay includes a faceplate (front panel) RS232 port and two rear terminal communications ports that may be configured as RS485, fiber optic, 10BaseT, or 10BaseF. Data flow is half-duplex in all configurations. See Chapter 3 for details on wiring.

Each data byte is transmitted in an asynchronous format consisting of 1 start bit, 8 data bits, 1 stop bit, and possibly 1 parity bit. This produces a 10 or 11 bit data frame. This can be important for transmission through modems at high bit rates (11 bit data frames are not supported by many modems at baud rates greater than 300).

The baud rate and parity are independently programmable for each communications port. Baud rates of 300, 1200, 2400, 4800, 9600, 14400, 19200, 28800, 33600, 38400, 57600, or 115200 bps are available. Even, odd, and no parity are available. Refer to the Communications section of Chapter 5 for further details.

The master device in any system must know the address of the slave device with which it is to communicate. The relay will not act on a request from a master if the address in the request does not match the relay's slave address (unless the address is the broadcast address – see below).

A single setting selects the slave address used for all ports, with the exception that for the faceplate port, the relay will accept any address when the Modbus® RTU protocol is used.

B.1.3 DATA LINK LAYER

Communications takes place in packets which are groups of asynchronously framed byte data. The master transmits a packet to the slave and the slave responds with a packet. The end of a packet is marked by 'dead-time' on the communications line. The following describes general format for both transmit and receive packets. For exact details on packet formatting, refer to subsequent sections describing each function code.

Table B–1: MODBUS PACKET FORMAT

DESCRIPTION	SIZE
SLAVE ADDRESS	1 byte
FUNCTION CODE	1 byte
DATA	N bytes
CRC	2 bytes
DEAD TIME	3.5 bytes transmission time

- **SLAVE ADDRESS:** This is the address of the slave device that is intended to receive the packet sent by the master and to perform the desired action. Each slave device on a communications bus must have a unique address to prevent bus contention. All of the relay's ports have the same address which is programmable from 1 to 254; see Chapter 5 for details. Only the addressed slave will respond to a packet that starts with its address. Note that the faceplate port is an exception to this rule; it will act on a message containing any slave address.

  A master transmit packet with slave address 0 indicates a broadcast command. All slaves on the communication link take action based on the packet, but none respond to the master. Broadcast mode is only recognized when associated with Function Code 05h. For any other function code, a packet with broadcast mode slave address 0 will be ignored.

- **FUNCTION CODE:** This is one of the supported functions codes of the unit which tells the slave what action to perform. See the Supported Function Codes section for complete details. An exception response from the slave is indicated by setting the high order bit of the function code in the response packet. See the Exception Responses section for further details.
- **DATA:** This will be a variable number of bytes depending on the function code. This may include actual values, settings, or addresses sent by the master to the slave or by the slave to the master.
- **CRC:** This is a two byte error checking code. The RTU version of Modbus® includes a 16-bit cyclic redundancy check (CRC-16) with every packet which is an industry standard method used for error detection. If a Modbus slave device receives a packet in which an error is indicated by the CRC, the slave device will not act upon or respond to the packet thus preventing any erroneous operations. See the CRC-16 Algorithm section for details on calculating the CRC.
- **DEAD TIME:** A packet is terminated when no data is received for a period of 3.5 byte transmission times (about 15 ms at 2400 bps, 2 ms at 19200 bps, and 300 µs at 115200 bps). Consequently, the transmitting device must not allow gaps between bytes longer than this interval. Once the dead time has expired without a new byte transmission, all slaves start listening for a new packet from the master except for the addressed slave.

B.1.4 CRC-16 ALGORITHM

The CRC-16 algorithm essentially treats the entire data stream (data bits only; start, stop and parity ignored) as one continuous binary number. This number is first shifted left 16 bits and then divided by a characteristic polynomial (1100000000000101B). The 16 bit remainder of the division is appended to the end of the packet, MSByte first. The resulting packet including CRC, when divided by the same polynomial at the receiver will give a zero remainder if no transmission errors have occurred. This algorithm requires the characteristic polynomial to be reverse bit ordered. The most significant bit of the characteristic polynomial is dropped, since it does not affect the value of the remainder.

A C programming language implementation of the CRC algorithm will be provided upon request.

Table B–2: CRC-16 ALGORITHM

SYMBOLS:	-->	data transfer
	A	16 bit working register
	Alow	low order byte of A
	Ahigh	high order byte of A
	CRC	16 bit CRC-16 result
	i,j	loop counters
	(+)	logical EXCLUSIVE-OR operator
	N	total number of data bytes
	Di	i-th data byte (i = 0 to N-1)
	G	16 bit characteristic polynomial = 1010000000000001 (binary) with MSbit dropped and bit order reversed
	shr (x)	right shift operator (th LSbit of x is shifted into a carry flag, a '0' is shifted into the MSbit of x, all other bits are shifted right one location)

ALGORITHM:	1.	FFFF (hex) --> A	
	2.	0 --> i	
	3.	0 --> j	
	4.	Di (+) Alow --> Alow	
	5.	j + 1 --> j	
	6.	shr (A)	
	7.	Is there a carry?	No: go to 8; Yes: G (+) A --> A and continue.
	8.	Is j = 8?	No: go to 5; Yes: continue
	9.	i + 1 --> i	
	10.	Is i = N?	No: go to 3; Yes: continue
	11.	A --> CRC	

B.2.1 SUPPORTED FUNCTION CODES

Modbus® officially defines function codes from 1 to 127 though only a small subset is generally needed. The relay supports some of these functions, as summarized in the following table. Subsequent sections describe each function code in detail.

FUNCTION CODE		MODBUS DEFINITION	GE MULTILIN DEFINITION
HEX	DEC		
03	3	Read Holding Registers	Read Actual Values or Settings
04	4	Read Holding Registers	Read Actual Values or Settings
05	5	Force Single Coil	Execute Operation
06	6	Preset Single Register	Store Single Setting
10	16	Preset Multiple Registers	Store Multiple Settings

B.2.2 READ ACTUAL VALUES OR SETTINGS (FUNCTION CODE 03/04H)

This function code allows the master to read one or more consecutive data registers (actual values or settings) from a relay. Data registers are always 16 bit (two byte) values transmitted with high order byte first. The maximum number of registers that can be read in a single packet is 125. See the Modbus Memory Map table for exact details on the data registers.

Since some PLC implementations of Modbus® only support one of function codes 03h and 04h, the relay interpretation allows either function code to be used for reading one or more consecutive data registers. The data starting address will determine the type of data being read. Function codes 03h and 04h are therefore identical.

The following table shows the format of the master and slave packets. The example shows a master device requesting 3 register values starting at address 4050h from slave device 11h (17 decimal); the slave device responds with the values 40, 300, and 0 from registers 4050h, 4051h, and 4052h, respectively.

Table B–3: MASTER AND SLAVE DEVICE PACKET TRANSMISSION EXAMPLE

MASTER TRANSMISSION	
PACKET FORMAT	EXAMPLE (HEX)
SLAVE ADDRESS	11
FUNCTION CODE	04
DATA STARTING ADDRESS - high	40
DATA STARTING ADDRESS - low	50
NUMBER OF REGISTERS - high	00
NUMBER OF REGISTERS - low	03
CRC - low	A7
CRC - high	4A

SLAVE RESPONSE	
PACKET FORMAT	EXAMPLE (HEX)
SLAVE ADDRESS	11
FUNCTION CODE	04
BYTE COUNT	06
DATA #1 - high	00
DATA #1 - low	28
DATA #2 - high	01
DATA #2 - low	2C
DATA #3 - high	00
DATA #3 - low	00
CRC - low	0D
CRC - high	60

B.2.3 EXECUTE OPERATION (FUNCTION CODE 05H)

This function code allows the master to perform various operations in the relay. Available operations are shown in the Summary of Operation Codes table below.

The following table shows the format of the master and slave packets. The example shows a master device requesting the slave device 11H (17 dec) to perform a reset. The high and low Code Value bytes always have the values "FF" and "00" respectively and are a remnant of the original Modbus® definition of this function code.

Table B–4: MASTER AND SLAVE DEVICE PACKET TRANSMISSION EXAMPLE

MASTER TRANSMISSION	
PACKET FORMAT	**EXAMPLE (HEX)**
SLAVE ADDRESS	11
FUNCTION CODE	05
OPERATION CODE - high	00
OPERATION CODE - low	01
CODE VALUE - high	FF
CODE VALUE - low	00
CRC - low	DF
CRC - high	6A

SLAVE RESPONSE	
PACKET FORMAT	**EXAMPLE (HEX)**
SLAVE ADDRESS	11
FUNCTION CODE	05
OPERATION CODE - high	00
OPERATION CODE - low	01
CODE VALUE - high	FF
CODE VALUE - low	00
CRC - low	DF
CRC - high	6A

Table B–5: SUMMARY OF OPERATION CODES FOR FUNCTION 05H

OPERATION CODE (HEX)	DEFINITION	DESCRIPTION
0000	NO OPERATION	Does not do anything.
0001	RESET	Performs the same function as the faceplate RESET key.
0005	CLEAR EVENT RECORDS	Performs the same function as the faceplate **CLEAR EVENT RECORDS** menu command.
0006	CLEAR OSCILLOGRAPHY	Clears all oscillography records.
1000 to 101F	VIRTUAL IN 1-32 ON/OFF	Sets the states of Virtual Inputs 1 to 32 either "ON" or "OFF".

B.2.4 STORE SINGLE SETTING (FUNCTION CODE 06H)

This function code allows the master to modify the contents of a single setting register in an relay. Setting registers are always 16 bit (two byte) values transmitted high order byte first. The following table shows the format of the master and slave packets. The example shows a master device storing the value 200 at memory map address 4051h to slave device 11h (17 dec).

Table B–6: MASTER AND SLAVE DEVICE PACKET TRANSMISSION EXAMPLE

MASTER TRANSMISSION	
PACKET FORMAT	**EXAMPLE (HEX)**
SLAVE ADDRESS	11
FUNCTION CODE	06
DATA STARTING ADDRESS - high	40
DATA STARTING ADDRESS - low	51
DATA - high	00
DATA - low	C8
CRC - low	CE
CRC - high	DD

SLAVE RESPONSE	
PACKET FORMAT	**EXAMPLE (HEX)**
SLAVE ADDRESS	11
FUNCTION CODE	06
DATA STARTING ADDRESS - high	40
DATA STARTING ADDRESS - low	51
DATA - high	00
DATA - low	C8
CRC - low	CE
CRC - high	DD

B.2.5 STORE MULTIPLE SETTINGS (FUNCTION CODE 10H)

This function code allows the master to modify the contents of a one or more consecutive setting registers in a relay. Setting registers are 16-bit (two byte) values transmitted high order byte first. The maximum number of setting registers that can be stored in a single packet is 60. The following table shows the format of the master and slave packets. The example shows a master device storing the value 200 at memory map address 4051h, and the value 1 at memory map address 4052h to slave device 11h (17 decimal).

Table B–7: MASTER AND SLAVE DEVICE PACKET TRANSMISSION EXAMPLE

MASTER TRANSMISSION	
PACKET FORMAT	**EXAMPLE (HEX)**
SLAVE ADDRESS	11
FUNCTION CODE	10
DATA STARTING ADDRESS - hi	40
DATA STARTING ADDRESS - lo	51
NUMBER OF SETTINGS - hi	00
NUMBER OF SETTINGS - lo	02
BYTE COUNT	04
DATA #1 - high order byte	00
DATA #1 - low order byte	C8
DATA #2 - high order byte	00
DATA #2 - low order byte	01
CRC - low order byte	12
CRC - high order byte	62

SLAVE RESPONSE	
PACKET FORMAT	**EXMAPLE (HEX)**
SLAVE ADDRESS	11
FUNCTION CODE	10
DATA STARTING ADDRESS - hi	40
DATA STARTING ADDRESS - lo	51
NUMBER OF SETTINGS - hi	00
NUMBER OF SETTINGS - lo	02
CRC - lo	07
CRC - hi	64

B.2.6 EXCEPTION RESPONSES

Programming or operation errors usually happen because of illegal data in a packet. These errors result in an exception response from the slave. The slave detecting one of these errors sends a response packet to the master with the high order bit of the function code set to 1.

The following table shows the format of the master and slave packets. The example shows a master device sending the unsupported function code 39h to slave device 11.

Table B–8: MASTER AND SLAVE DEVICE PACKET TRANSMISSION EXAMPLE

MASTER TRANSMISSION	
PACKET FORMAT	**EXAMPLE (HEX)**
SLAVE ADDRESS	11
FUNCTION CODE	39
CRC - low order byte	CD
CRC - high order byte	F2

SLAVE RESPONSE	
PACKET FORMAT	**EXAMPLE (HEX)**
SLAVE ADDRESS	11
FUNCTION CODE	B9
ERROR CODE	01
CRC - low order byte	93
CRC - high order byte	95

B.3.1 OBTAINING UR FILES VIA MODBUS

a) DESCRIPTION

The UR relay has a generic file transfer facility, meaning that you use the same method to obtain all of the different types of files from the unit. The Modbus registers that implement file transfer are found in the "Modbus File Transfer (Read/Write)" and "Modbus File Transfer (Read Only)" modules, starting at address 3100 in the Modbus Memory Map. To read a file from the UR relay, use the following steps:

1. Write the filename to the "Name of file to read" register using a write multiple registers command. If the name is shorter than 80 characters, you may write only enough registers to include all the text of the filename. Filenames are not case sensitive.
2. Repeatedly read all the registers in "Modbus File Transfer (Read Only)" using a read multiple registers command. It is not necessary to read the entire data block, since the UR relay will remember which was the last register you read. The "position" register is initially zero and thereafter indicates how many bytes (2 times the number of registers) you have read so far. The "size of..." register indicates the number of bytes of data remaining to read, to a maximum of 244.
3. Keep reading until the "size of..." register is smaller than the number of bytes you are transferring. This condition indicates end of file. Discard any bytes you have read beyond the indicated block size.
4. If you need to re-try a block, read only the "size of.." and "block of data", without reading the position. The file pointer is only incremented when you read the position register, so the same data block will be returned as was read in the previous operation. On the next read, check to see if the position is where you expect it to be, and discard the previous block if it is not (this condition would indicate that the UR relay did not process your original read request).

The UR relay retains connection-specific file transfer information, so files may be read simultaneously on multiple Modbus connections.

b) OTHER PROTOCOLS

All the files available via Modbus may also be retrieved using the standard file transfer mechanisms in other protocols (for example, TFTP or MMS).

c) COMTRADE, OSCILLOGRAPHY, AND DATA LOGGER FILES

Oscillography and data logger files are formatted using the COMTRADE file format per IEEE PC37.111 Draft 7c (02 September 1997). The files may be obtained in either text or binary COMTRADE format.

d) READING OSCILLOGRAPHY FILES

Familiarity with the oscillography feature is required to understand the following description. Refer to the Oscillography section in Chapter 5 for additional details.

The Oscillography Number of Triggers register is incremented by one every time a new oscillography file is triggered (captured) and cleared to zero when oscillography data is cleared. When a new trigger occurs, the associated oscillography file is assigned a file identifier number equal to the incremented value of this register; the newest file number is equal to the Oscillography_Number_of_Triggers register. This register can be used to determine if any new data has been captured by periodically reading it to see if the value has changed; if the number has increased then new data is available.

The Oscillography Number of Records register specifies the maximum number of files (and the number of cycles of data per file) that can be stored in memory of the relay. The Oscillography Available Records register specifies the actual number of files that are stored and still available to be read out of the relay.

Writing “Yes” (i.e. the value 1) to the Oscillography Clear Data register clears oscillography data files, clears both the Oscillography Number of Triggers and Oscillography Available Records registers to zero, and sets the Oscillography Last Cleared Date to the present date and time.

To read binary COMTRADE oscillography files, read the following filenames:

`OSCnnnn.CFG` and `OSCnnn.DAT`

Replace “nnn” with the desired oscillography trigger number. For ASCII format, use the following file names

`OSCAnnnn.CFG` and `OSCAnnn.DAT`

e) READING DATA LOGGER FILES

Familiarity with the data logger feature is required to understand this description. Refer to the Data Logger section of Chapter 5 for details. To read the entire data logger in binary COMTRADE format, read the following files.

`datalog.cfg` and `datalog.dat`

To read the entire data logger in ASCII COMTRADE format, read the following files.

`dataloga.cfg` and `dataloga.dat`

To limit the range of records to be returned in the COMTRADE files, append the following to the filename before writing it:

- To read from a specific time to the end of the log: <space> startTime
- To read a specific range of records: <space> startTime <space> endTime
- Replace <startTime> and <endTime> with Julian dates (seconds since Jan. 1 1970) as numeric text.

f) READING EVENT RECORDER FILES

To read the entire event recorder contents in ASCII format (the only available format), use the following filename:

`EVT.TXT`

To read from a specific record to the end of the log, use the following filename:

`EVTnnn.TXT` (replace `nnn` with the desired starting record number)

To read from a specific record to another specific record, use the following filename:

`EVT.TXT xxxxx yyyyy` (replace `xxxxx` with the starting record number and `yyyyy` with the ending record number)

g) READING FAULT REPORT FILES

Fault report data has been available via the L90 file retrieval mechanism since UR firmware version 2.00. The file name is **`faultReport#####.htm`**. The ##### refers to the fault report record number. The fault report number is a counter that indicates how many fault reports have ever occurred. The counter rolls over at a value of 65535. Only the last ten fault reports are available for retrieval; a request for a non-existent fault report file will yield a null file. The current value fault report counter is available in “Number of Fault Reports” Modbus register at location 0x3020.

For example, if 14 fault reports have occurred then the files `faultReport5.htm`, `faultReport6.htm`, up to `faultReport14.htm` are available to be read. The expected use of this feature has an external master periodically polling the “Number of Fault Reports' register. If the value changes, then the master reads all the new files.

The contents of the file is in standard HTML notation and can be viewed via any commercial browser.

B.3.2 MODBUS PASSWORD OPERATION

The COMMAND password is set up at memory location 4000. Storing a value of “0” removes COMMAND password protection. When reading the password setting, the encrypted value (zero if no password is set) is returned. COMMAND security is required to change the COMMAND password. Similarly, the SETTING password is set up at memory location 4002. These are the same settings and encrypted values found in the **SETTINGS ⇨ PRODUCT SETUP ⇨⇩ PASSWORD SECURITY** menu via the keypad. Enabling password security for the faceplate display will also enable it for Modbus, and vice-versa.

To gain COMMAND level security access, the COMMAND password must be entered at memory location 4008. To gain SETTING level security access, the SETTING password must be entered at memory location 400A. The entered SETTING password must match the current SETTING password setting, or must be zero, to change settings or download firmware.

COMMAND and SETTING passwords each have a 30-minute timer. Each timer starts when you enter the particular password, and is re-started whenever you “use” it. For example, writing a setting re-starts the SETTING password timer and writing a command register or forcing a coil re-starts the COMMAND password timer. The value read at memory location 4010 can be used to confirm whether a COMMAND password is enabled or disabled (0 for Disabled). The value read at memory location 4011 can be used to confirm whether a SETTING password is enabled or disabled.

COMMAND or SETTING password security access is restricted to the particular port or particular TCP/IP connection on which the entry was made. Passwords must be entered when accessing the relay through other ports or connections, and the passwords must be re-entered after disconnecting and re-connecting on TCP/IP.

Table B–9: MODBUS MEMORY MAP (Sheet 1 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
Product Information (Read Only)						
0000	UR Product Type	0 to 65535	---	1	F001	0
0002	Product Version	0 to 655.35	---	0.01	F001	1
Product Information (Read Only -- Written by Factory)						
0010	Serial Number	---	---	---	F203	“0”
0020	Manufacturing Date	0 to 4294967295	---	1	F050	0
0022	Modification Number	0 to 65535	---	1	F001	0
0040	Order Code	---	---	---	F204	“Order Code x “
0090	Ethernet MAC Address	---	---	---	F072	0
0093	Reserved (13 items)	---	---	---	F001	0
00A0	CPU Module Serial Number	---	---	---	F203	(none)
00B0	CPU Supplier Serial Number	---	---	---	F203	(none)
00C0	Ethernet Sub Module Serial Number (8 items)	---	---	---	F203	(none)
Self Test Targets (Read Only)						
0200	Self Test States (2 items)	0 to 4294967295	0	1	F143	0
Front Panel (Read Only)						
0204	LED Column x State (10 items)	0 to 65535	---	1	F501	0
0220	Display Message	---	---	---	F204	(none)
0248	Last Key Pressed	0 to 42	---	1	F530	0 (None)
Keypress Emulation (Read/Write)						
0280	Simulated keypress -- write zero before each keystroke	0 to 38	---	1	F190	0 (No key -- use between real keys)
Virtual Input Commands (Read/Write Command) (32 modules)						
0400	Virtual Input x State	0 to 1	---	1	F108	0 (Off)
0401	...Repeated for module number 2					
0402	...Repeated for module number 3					
0403	...Repeated for module number 4					
0404	...Repeated for module number 5					
0405	...Repeated for module number 6					
0406	...Repeated for module number 7					
0407	...Repeated for module number 8					
0408	...Repeated for module number 9					
0409	...Repeated for module number 10					
040A	...Repeated for module number 11					
040B	...Repeated for module number 12					
040C	...Repeated for module number 13					
040D	...Repeated for module number 14					
040E	...Repeated for module number 15					
040F	...Repeated for module number 16					
0410	...Repeated for module number 17					
0411	...Repeated for module number 18					
0412	...Repeated for module number 19					
0413	...Repeated for module number 20					
0414	...Repeated for module number 21					
0415	...Repeated for module number 22					
0416	...Repeated for module number 23					
0417	...Repeated for module number 24					
0418	...Repeated for module number 25					
0419	...Repeated for module number 26					
041A	...Repeated for module number 27					
041B	...Repeated for module number 28					

Table B–9: MODBUS MEMORY MAP (Sheet 2 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
041C	...Repeated for module number 29					
041D	...Repeated for module number 30					
041E	...Repeated for module number 31					
041F	...Repeated for module number 32					
Digital Counter States (Read Only Non-Volatile) (8 modules)						
0800	Digital Counter x Value	-2147483647 to 2147483647	---	1	F004	0
0802	Digital Counter x Frozen	-2147483647 to 2147483647	---	1	F004	0
0804	Digital Counter x Frozen Time Stamp	0 to 4294967295	---	1	F050	0
0806	Digital Counter x Frozen Time Stamp us	0 to 4294967295	---	1	F003	0
0808	...Repeated for module number 2					
0810	...Repeated for module number 3					
0818	...Repeated for module number 4					
0820	...Repeated for module number 5					
0828	...Repeated for module number 6					
0830	...Repeated for module number 7					
0838	...Repeated for module number 8					
FlexStates (Read Only)						
0900	FlexState Bits (16 items)	0 to 65535	---	1	F001	0
Element States (Read Only)						
1000	Element Operate States (64 items)	0 to 65535	---	1	F502	0
User Displays Actuals (Read Only)						
1080	Formatted user-definable displays (8 items)	---	---	---	F200	(none)
Modbus User Map Actuals (Read Only						
1200	User Map Values (256 items)	0 to 65535	---	1	F001	0
Element Targets (Read Only)						
14C0	Target Sequence	0 to 65535	---	1	F001	0
14C1	Number of Targets	0 to 65535	---	1	F001	0
Element Targets (Read/Write)						
14C2	Target to Read	0 to 65535	---	1	F001	0
Element Targets (Read Only)						
14C3	Target Message	---	---	---	F200	"."
Digital I/O States (Read Only)						
1500	Contact Input States (6 items)	0 to 65535	---	1	F500	0
1508	Virtual Input States (2 items)	0 to 65535	---	1	F500	0
1510	Contact Output States (4 items)	0 to 65535	---	1	F500	0
1518	Contact Output Current States (4 items)	0 to 65535	---	1	F500	0
1520	Contact Output Voltage States (4 items)	0 to 65535	---	1	F500	0
1528	Virtual Output States (4 items)	0 to 65535	---	1	F500	0
1530	Contact Output Detectors (4 items)	0 to 65535	---	1	F500	0
Remote I/O States (Read Only)						
1540	Remote Device x States	0 to 65535	---	1	F500	0
1542	Remote Input States (2 items)	0 to 65535	---	1	F500	0
1550	Remote Devices Online	0 to 1	---	1	F126	0 (No)
Remote Device Status (Read Only) (16 modules)						
1551	Remote Device x StNum	0 to 4294967295	---	1	F003	0
1553	Remote Device x SqNum	0 to 4294967295	---	1	F003	0
1555	...Repeated for module number 2					
1559	...Repeated for module number 3					
155D	...Repeated for module number 4					
1561	...Repeated for module number 5					
1565	...Repeated for module number 6					
1569	...Repeated for module number 7					
156D	...Repeated for module number 8					

Table B–9: MODBUS MEMORY MAP (Sheet 3 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
1571	...Repeated for module number 9					
1575	...Repeated for module number 10					
1579	...Repeated for module number 11					
157D	...Repeated for module number 12					
1581	...Repeated for module number 13					
1585	...Repeated for module number 14					
1589	...Repeated for module number 15					
158D	...Repeated for module number 16					
Direct I/O States (Read Only)						
15A0	Direct Input x 1 State (8 items)	0 to 1	---	1	F108	0 (Off)
15A8	Direct Input x 2 State (8 items)	0 to 1	---	1	F108	0 (Off)
15B0	Direct Input 1 State	0 to 65535	---	1	F500	0
15B1	Direct Input 2 State	0 to 65535	---	1	F500	0
Ethernet Fibre Channel Status (Read/Write)						
1610	Ethernet Primary Fibre Channel Status	0 to 2	---	1	F134	0 (Fail)
1611	Ethernet Secondary Fibre Channel Status	0 to 2	---	1	F134	0 (Fail)
Data Logger Actuals (Read Only)						
1618	Data Logger Channel Count	0 to 16	CHNL	1	F001	0
1619	Time of oldest available samples	0 to 4294967295	seconds	1	F050	0
161B	Time of newest available samples	0 to 4294967295	seconds	1	F050	0
161D	Data Logger Duration	0 to 999.9	DAYS	0.1	F001	0
L90 Channel Status (Read Only)						
1620	L90 Channel 1 Status	0 to 2	---	1	F134	1 (OK)
1621	L90 Channel 1 Number of lost packets	0 to 65535	---	1	F001	0
1622	Channel 1 Local Loopback Status	0 to 2	---	1	F134	2 (n/a)
1623	Channel 1 Remote Loopback Status	0 to 2	---	1	F134	2 (n/a)
1624	Channel 1 Asymmetry	-65.535 to 65.535	ms	0.001	F004	0
1626	L90 Channel 1 Loop Delay	0 to 200	ms	0.1	F001	0
1627	L90 Channel 2 Status	0 to 2	---	1	F134	2 (n/a)
1628	L90 Channel 2 Number of lost packets	0 to 65535	---	1	F001	0
1629	Channel 2 Local Loopback Status	0 to 2	---	1	F134	2 (n/a)
162A	Channel 2 Remote Loopback Status	0 to 2	---	1	F134	2 (n/a)
162B	L90 Network Status	0 to 2	---	1	F134	1 (OK)
162C	Channel 2 Asymmetry	-99.999 to 99.999	ms	0.001	F004	0
162E	L90 Channel 2 Loop Delay	0 to 200	ms	0.1	F001	0
162F	Channel PFLL Status	0 to 2	---	1	F134	1 (OK)
L90 Channel Status (Read/Write Command)						
1630	L90 Channel Status Clear	0 to 1	---	1	F126	0 (No)
Source Current (Read Only) (6 modules)						
1800	Phase A Current RMS	0 to 999999.999	A	0.001	F060	0
1802	Phase B Current RMS	0 to 999999.999	A	0.001	F060	0
1804	Phase C Current RMS	0 to 999999.999	A	0.001	F060	0
1806	Neutral Current RMS	0 to 999999.999	A	0.001	F060	0
1808	Phase A Current Magnitude	0 to 999999.999	A	0.001	F060	0
180A	Phase A Current Angle	-359.9 to 0	°	0.1	F002	0
180B	Phase B Current Magnitude	0 to 999999.999	A	0.001	F060	0
180D	Phase B Current Angle	-359.9 to 0	°	0.1	F002	0
180E	Phase C Current Magnitude	0 to 999999.999	A	0.001	F060	0
1810	Phase C Current Angle	-359.9 to 0	°	0.1	F002	0
1811	Neutral Current Magnitude	0 to 999999.999	A	0.001	F060	0
1813	Neutral Current Angle	-359.9 to 0	°	0.1	F002	0
1814	Ground Current RMS	0 to 999999.999	A	0.001	F060	0
1816	Ground Current Magnitude	0 to 999999.999	A	0.001	F060	0
1818	Ground Current Angle	-359.9 to 0	°	0.1	F002	0

Table B–9: MODBUS MEMORY MAP (Sheet 4 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
1819	Zero Sequence Current Magnitude	0 to 999999.999	A	0.001	F060	0
181B	Zero Sequence Current Angle	-359.9 to 0	°	0.1	F002	0
181C	Positive Sequence Current Magnitude	0 to 999999.999	A	0.001	F060	0
181E	Positive Sequence Current Angle	-359.9 to 0	°	0.1	F002	0
181F	Negative Sequence Current Magnitude	0 to 999999.999	A	0.001	F060	0
1821	Negative Sequence Current Angle	-359.9 to 0	°	0.1	F002	0
1822	Differential Ground Current Magnitude	0 to 999999.999	A	0.001	F060	0
1824	Differential Ground Current Angle	-359.9 to 0	°	0.1	F002	0
1825	Reserved (27 items)	---	---	---	F001	0
1840	...Repeated for module number 2					
1880	...Repeated for module number 3					
18C0	...Repeated for module number 4					
1900	...Repeated for module number 5					
1940	...Repeated for module number 6					
Source Voltage (Read Only) (6 modules)						
1A00	Phase AG Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A02	Phase BG Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A04	Phase CG Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A06	Phase AG Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A08	Phase AG Voltage Angle	-359.9 to 0	°	0.1	F002	0
1A09	Phase BG Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A0B	Phase BG Voltage Angle	-359.9 to 0	°	0.1	F002	0
1A0C	Phase CG Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A0E	Phase CG Voltage Angle	-359.9 to 0	°	0.1	F002	0
1A0F	Phase AB or AC Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A11	Phase BC or BA Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A13	Phase CA or CB Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A15	Phase AB or AC Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A17	Phase AB or AC Voltage Angle	-359.9 to 0	°	0.1	F002	0
1A18	Phase BC or BA Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A1A	Phase BC or BA Voltage Angle	-359.9 to 0	°	0.1	F002	0
1A1B	Phase CA or CB Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A1D	Phase CA or CB Voltage Angle	-359.9 to 0	°	0.1	F002	0
1A1E	Auxiliary Voltage RMS	0 to 999999.999	V	0.001	F060	0
1A20	Auxiliary Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A22	Auxiliary Voltage Angle	-359.9 to 0	°	0.1	F002	0
1A23	Zero Sequence Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A25	Zero Sequence Voltage Angle	-359.9 to 0	°	0.1	F002	0
1A26	Positive Sequence Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A28	Positive Sequence Voltage Angle	-359.9 to 0	°	0.1	F002	0
1A29	Negative Sequence Voltage Magnitude	0 to 999999.999	V	0.001	F060	0
1A2B	Negative Sequence Voltage Angle	-359.9 to 0	°	0.1	F002	0
1A2C	Reserved (20 items)	---	---	---	F001	0
1A40	...Repeated for module number 2					
1A80	...Repeated for module number 3					
1AC0	...Repeated for module number 4					
1B00	...Repeated for module number 5					
1B40	...Repeated for module number 6					
Source Power (Read Only) (6 modules)						
1C00	Three Phase Real Power	-1000000000000 to 1000000000000	W	0.001	F060	0
1C02	Phase A Real Power	-1000000000000 to 1000000000000	W	0.001	F060	0
1C04	Phase B Real Power	-1000000000000 to 1000000000000	W	0.001	F060	0

Table B–9: MODBUS MEMORY MAP (Sheet 5 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
1C06	Phase C Real Power	-1000000000000 to 1000000000000	W	0.001	F060	0
1C08	Three Phase Reactive Power	-1000000000000 to 1000000000000	var	0.001	F060	0
1C0A	Phase A Reactive Power	-1000000000000 to 1000000000000	var	0.001	F060	0
1C0C	Phase B Reactive Power	-1000000000000 to 1000000000000	var	0.001	F060	0
1C0E	Phase C Reactive Power	-1000000000000 to 1000000000000	var	0.001	F060	0
1C10	Three Phase Apparent Power	-1000000000000 to 1000000000000	VA	0.001	F060	0
1C12	Phase A Apparent Power	-1000000000000 to 1000000000000	VA	0.001	F060	0
1C14	Phase B Apparent Power	-1000000000000 to 1000000000000	VA	0.001	F060	0
1C16	Phase C Apparent Power	-1000000000000 to 1000000000000	VA	0.001	F060	0
1C18	Three Phase Power Factor	-0.999 to 1	---	0.001	F013	0
1C19	Phase A Power Factor	-0.999 to 1	---	0.001	F013	0
1C1A	Phase B Power Factor	-0.999 to 1	---	0.001	F013	0
1C1B	Phase C Power Factor	-0.999 to 1	---	0.001	F013	0
1C1C	Reserved (4 items)	---	---	---	F001	0
1C20	...Repeated for module number 2					
1C40	...Repeated for module number 3					
1C60	...Repeated for module number 4					
1C80	...Repeated for module number 5					
1CA0	...Repeated for module number 6					
Source Energy (Read Only Non-Volatile) (6 modules)						
1D00	Positive Watthour	0 to 1000000000000	Wh	0.001	F060	0
1D02	Negative Watthour	0 to 1000000000000	Wh	0.001	F060	0
1D04	Positive Varhour	0 to 1000000000000	varh	0.001	F060	0
1D06	Negative Varhour	0 to 1000000000000	varh	0.001	F060	0
1D08	Reserved (8 items)	---	---	---	F001	0
1D10	...Repeated for module number 2					
1D20	...Repeated for module number 3					
1D30	...Repeated for module number 4					
1D40	...Repeated for module number 5					
1D50	...Repeated for module number 6					
Energy Commands (Read/Write Command)						
1D60	Energy Clear Command	0 to 1	---	1	F126	0 (No)
Source Frequency (Read Only) (6 modules)						
1D80	Frequency	2 to 90	Hz	0.01	F001	0
1D81	...Repeated for module number 2					
1D82	...Repeated for module number 3					
1D83	...Repeated for module number 4					
1D84	...Repeated for module number 5					
1D85	...Repeated for module number 6					
Source Demand (Read Only) (6 modules)						
1E00	Demand Ia	0 to 999999.999	A	0.001	F060	0
1E02	Demand Ib	0 to 999999.999	A	0.001	F060	0
1E04	Demand Ic	0 to 999999.999	A	0.001	F060	0
1E06	Demand Watt	0 to 999999.999	W	0.001	F060	0
1E08	Demand Var	0 to 999999.999	var	0.001	F060	0
1E0A	Demand Va	0 to 999999.999	VA	0.001	F060	0
1E0C	Reserved (4 items)	---	---	---	F001	0
1E10	...Repeated for module number 2					

Table B–9: MODBUS MEMORY MAP (Sheet 6 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
1E20	...Repeated for module number 3					
1E30	...Repeated for module number 4					
1E40	...Repeated for module number 5					
1E50	...Repeated for module number 6					
Source Demand Peaks (Read Only Non-Volatile) (6 modules)						
1E80	SRC X Demand Ia Max	0 to 999999.999	A	0.001	F060	0
1E82	SRC X Demand Ia Max Date	0 to 4294967295	---	1	F050	0
1E84	SRC X Demand Ib Max	0 to 999999.999	A	0.001	F060	0
1E86	SRC X Demand Ib Max Date	0 to 4294967295	---	1	F050	0
1E88	SRC X Demand Ic Max	0 to 999999.999	A	0.001	F060	0
1E8A	SRC X Demand Ic Max Date	0 to 4294967295	---	1	F050	0
1E8C	SRC X Demand Watt Max	0 to 999999.999	W	0.001	F060	0
1E8E	SRC X Demand Watt Max Date	0 to 4294967295	---	1	F050	0
1E90	SRC X Demand Var	0 to 999999.999	var	0.001	F060	0
1E92	SRC X Demand Var Max Date	0 to 4294967295	---	1	F050	0
1E94	SRC X Demand Va Max	0 to 999999.999	VA	0.001	F060	0
1E96	SRC X Demand Va Max Date	0 to 4294967295	---	1	F050	0
1E98	Reserved (8 items)	---	---	---	F001	0
1EA0	...Repeated for module number 2					
1EC0	...Repeated for module number 3					
1EE0	...Repeated for module number 4					
1F00	...Repeated for module number 5					
1F20	...Repeated for module number 6					
Breaker Arcing Current Actuals (Read Only Non-Volatile) (2 modules)						
2200	Breaker x Arcing Amp Phase A	0 to 99999999	kA2-cyc	1	F060	0
2202	Breaker x Arcing Amp Phase B	0 to 99999999	kA2-cyc	1	F060	0
2204	Breaker x Arcing Amp Phase C	0 to 99999999	kA2-cyc	1	F060	0
2206	...Repeated for module number 2					
Breaker Arcing Current Commands (Read/Write Command) (2 modules)						
220C	Breaker x Arcing Clear Command	0 to 1	---	1	F126	0 (No)
220D	...Repeated for module number 2					
Passwords Unauthorized Access (Read/Write Command)						
2230	Reset Unauthorized Access	0 to 1	---	1	F126	0 (No)
Fault Location (Read Only)						
2350	Prefault Phase A Current Magnitude	0 to 999999.999	A	0.001	F060	0
2352	Prefault Phase B Current Magnitude	0 to 999999.999	A	0.001	F060	0
2354	Prefault Phase C Current Magnitude	0 to 999999.999	A	0.001	F060	0
2356	Prefault Zero Seq Current	0 to 999999.999	A	0.001	F060	0
2358	Prefault Pos Seq Current	0 to 999999.999	A	0.001	F060	0
235A	Prefault Neg Seq Current	0 to 999999.999	A	0.001	F060	0
235C	Prefault Phase A Voltage	0 to 999999.999	V	0.001	F060	0
235E	Prefault Phase B Voltage	0 to 999999.999	V	0.001	F060	0
2360	Prefault Phase C Voltage	0 to 999999.999	V	0.001	F060	0
2362	Last Fault Location in Line length units (km or miles)	-3276.7 to 3276.7	---	0.1	F002	0
Synchrocheck Actuals (Read Only) (2 modules)						
2400	Synchrocheck X Delta Voltage	-1000000000000 to 1000000000000	V	1	F060	0
2402	Synchrocheck X Delta Frequency	0 to 655.35	Hz	0.01	F001	0
2403	Synchrocheck X Delta Phase	0 to 179.9	°	0.1	F001	0
2404	...Repeated for module number 2					
Autoreclose Status (Read Only) (6 modules)						
2410	Autoreclose Count	0 to 65535	---	1	F001	0
2411	...Repeated for module number 2					
2412	...Repeated for module number 3					

Table B–9: MODBUS MEMORY MAP (Sheet 7 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
2413	...Repeated for module number 4					
2414	...Repeated for module number 5					
2415	...Repeated for module number 6					
L90 Current Differential (Read Only)						
2480	Local IA Magnitude	0 to 999999.999	A	0.001	F060	0
2482	Local IB Magnitude	0 to 999999.999	A	0.001	F060	0
2484	Local IC Magnitude	0 to 999999.999	A	0.001	F060	0
2486	Terminal 1 IA Magnitude	0 to 999999.999	A	0.001	F060	0
2488	Terminal 1 IB Magnitude	0 to 999999.999	A	0.001	F060	0
248A	Terminal 1 IC Magnitude	0 to 999999.999	A	0.001	F060	0
248C	Terminal 2 IA Magnitude	0 to 999999.999	A	0.001	F060	0
248E	Terminal 2 IB Magnitude	0 to 999999.999	A	0.001	F060	0
2490	Terminal 2 IC Magnitude	0 to 999999.999	A	0.001	F060	0
2492	Differential Current IA Magnitude	0 to 999999.999	A	0.001	F060	0
2494	Differential Current IB Magnitude	0 to 999999.999	A	0.001	F060	0
2496	Differential Current IC Magnitude	0 to 999999.999	A	0.001	F060	0
2498	Local IA Angle	-359.9 to 0	°	0.1	F002	0
2499	Local IB Angle	-359.9 to 0	°	0.1	F002	0
249A	Local IC Angle	-359.9 to 0	°	0.1	F002	0
249B	Terminal 1 IA Angle	-359.9 to 0	°	0.1	F002	0
249C	Terminal 1 IB Angle	-359.9 to 0	°	0.1	F002	0
249D	Terminal 1 IC Angle	-359.9 to 0	°	0.1	F002	0
249E	Terminal 2 IA Angle	-359.9 to 0	°	0.1	F002	0
249F	Terminal 2 IB Angle	-359.9 to 0	°	0.1	F002	0
24A0	Terminal 2 IC Angle	-359.9 to 0	°	0.1	F002	0
24A1	Differential Current IA Angle	-359.9 to 0	°	0.1	F002	0
24A2	Differential Current IB Angle	-359.9 to 0	°	0.1	F002	0
24A3	Differential Current IC Angle	-359.9 to 0	°	0.1	F002	0
24A4	Op Square Current IA	0 to 999999.999	---	0.001	F060	0
24A6	Op Square Current IB	0 to 999999.999	---	0.001	F060	0
24A8	Op Square Current IC	0 to 999999.999	---	0.001	F060	0
24AA	Restraint Square Current IA	0 to 999999.999	---	0.001	F060	0
24AC	Restraint Square Current IB	0 to 999999.999	---	0.001	F060	0
24AE	Restraint Square Current IC	0 to 999999.999	---	0.001	F060	0
Expanded FlexStates (Read Only)						
2B00	FlexStates, one per register (256 items)	0 to 1	---	1	F108	0 (Off)
Expanded Digital I/O states (Read Only)						
2D00	Contact Input States, one per register (96 items)	0 to 1	---	1	F108	0 (Off)
2D80	Contact Output States, one per register (64 items)	0 to 1	---	1	F108	0 (Off)
2E00	Virtual Output States, one per register (64 items)	0 to 1	---	1	F108	0 (Off)
Expanded Remote I/O Status (Read Only)						
2F00	Remote Device States, one per register (16 items)	0 to 1	---	1	F155	0 (Offline)
2F80	Remote Input States, one per register (32 items)	0 to 1	---	1	F108	0 (Off)
Oscillography Values (Read Only)						
3000	Oscillography Number of Triggers	0 to 65535	---	1	F001	0
3001	Oscillography Available Records	0 to 65535	---	1	F001	0
3002	Oscillography Last Cleared Date	0 to 400000000	---	1	F050	0
3004	Oscillography Number Of Cycles Per Record	0 to 65535	---	1	F001	0
Oscillography Commands (Read/Write Command)						
3005	Oscillography Force Trigger	0 to 1	---	1	F126	0 (No)
3011	Oscillography Clear Data	0 to 1	---	1	F126	0 (No)
Fault Report Indexing (Read Only Non-Volatile)						
3020	Number Of Fault Reports	0 to 65535	---	1	F001	0

Table B–9: MODBUS MEMORY MAP (Sheet 8 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
Fault Reports (Read Only Non-Volatile) (10 modules)						
3030	Fault Time	0 to 4294967295	---	1	F050	0
3032	...Repeated for module number 2					
3034	...Repeated for module number 3					
3036	...Repeated for module number 4					
3038	...Repeated for module number 5					
303A	...Repeated for module number 6					
303C	...Repeated for module number 7					
303E	...Repeated for module number 8					
3040	...Repeated for module number 9					
3042	...Repeated for module number 10					
Modbus File Transfer (Read/Write)						
3100	Name of file to read	---	---	---	F204	(none)
Modbus File Transfer (Read Only)						
3200	Character position of current block within file	0 to 4294967295	---	1	F003	0
3202	Size of currently-available data block	0 to 65535	---	1	F001	0
3203	Block of data from requested file (122 items)	0 to 65535	---	1	F001	0
Event Recorder (Read Only)						
3400	Events Since Last Clear	0 to 4294967295	---	1	F003	0
3402	Number of Available Events	0 to 4294967295	---	1	F003	0
3404	Event Recorder Last Cleared Date	0 to 4294967295	---	1	F050	0
Event Recorder (Read/Write Command)						
3406	Event Recorder Clear Command	0 to 1	---	1	F126	0 (No)
DCMA Input Values (Read Only) (24 modules)						
34C0	DCMA Inputs x Value	-9999.999 to 9999.999	---	0.001	F004	0
34C2	...Repeated for module number 2					
34C4	...Repeated for module number 3					
34C6	...Repeated for module number 4					
34C8	...Repeated for module number 5					
34CA	...Repeated for module number 6					
34CC	...Repeated for module number 7					
34CE	...Repeated for module number 8					
34D0	...Repeated for module number 9					
34D2	...Repeated for module number 10					
34D4	...Repeated for module number 11					
34D6	...Repeated for module number 12					
34D8	...Repeated for module number 13					
34DA	...Repeated for module number 14					
34DC	...Repeated for module number 15					
34DE	...Repeated for module number 16					
34E0	...Repeated for module number 17					
34E2	...Repeated for module number 18					
34E4	...Repeated for module number 19					
34E6	...Repeated for module number 20					
34E8	...Repeated for module number 21					
34EA	...Repeated for module number 22					
34EC	...Repeated for module number 23					
34EE	...Repeated for module number 24					
RTD Input Values (Read Only) (48 modules)						
34F0	RTD Inputs x Value	-32768 to 32767	°C	1	F002	0
34F1	...Repeated for module number 2					
34F2	...Repeated for module number 3					
34F3	...Repeated for module number 4					
34F4	...Repeated for module number 5					

Table B–9: MODBUS MEMORY MAP (Sheet 9 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
34F5	...Repeated for module number 6					
34F6	...Repeated for module number 7					
34F7	...Repeated for module number 8					
34F8	...Repeated for module number 9					
34F9	...Repeated for module number 10					
34FA	...Repeated for module number 11					
34FB	...Repeated for module number 12					
34FC	...Repeated for module number 13					
34FD	...Repeated for module number 14					
34FE	...Repeated for module number 15					
34FF	...Repeated for module number 16					
3500	...Repeated for module number 17					
3501	...Repeated for module number 18					
3502	...Repeated for module number 19					
3503	...Repeated for module number 20					
3504	...Repeated for module number 21					
3505	...Repeated for module number 22					
3506	...Repeated for module number 23					
3507	...Repeated for module number 24					
3508	...Repeated for module number 25					
3509	...Repeated for module number 26					
350A	...Repeated for module number 27					
350B	...Repeated for module number 28					
350C	...Repeated for module number 29					
350D	...Repeated for module number 30					
350E	...Repeated for module number 31					
350F	...Repeated for module number 32					
3510	...Repeated for module number 33					
3511	...Repeated for module number 34					
3512	...Repeated for module number 35					
3513	...Repeated for module number 36					
3514	...Repeated for module number 37					
3515	...Repeated for module number 38					
3516	...Repeated for module number 39					
3517	...Repeated for module number 40					
3518	...Repeated for module number 41					
3519	...Repeated for module number 42					
351A	...Repeated for module number 43					
351B	...Repeated for module number 44					
351C	...Repeated for module number 45					
351D	...Repeated for module number 46					
351E	...Repeated for module number 47					
351F	...Repeated for module number 48					
Ohm Input Values (Read Only) (2 modules)						
3520	Ohm Inputs x Value	0 to 65535		1	F001	0
3521	...Repeated for module number 2					
Passwords (Read/Write Command)						
4000	Command Password Setting	0 to 4294967295	---	1	F003	0
Passwords (Read/Write Setting)						
4002	Setting Password Setting	0 to 4294967295	---	1	F003	0
Passwords (Read/Write)						
4008	Command Password Entry	0 to 4294967295	---	1	F003	0
400A	Setting Password Entry	0 to 4294967295	---	1	F003	0

Table B–9: MODBUS MEMORY MAP (Sheet 10 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
Passwords (Read Only)						
4010	Command Password Status	0 to 1	---	1	F102	0 (Disabled)
4011	Setting Password Status	0 to 1	---	1	F102	0 (Disabled)
User Display Invoke (Read/Write Setting)						
4040	Invoke and Scroll through User Display Menu Operand	0 to 65535	---	1	F300	0 (Disabled)
User Display Invoke (Read/Write Setting)						
4048	LED Test Function	0 to 1	---	1	F102	0 (Disabled)
4049	LED Test Control	0 to 65535	---	1	F300	0 (Disabled)
Preferences (Read/Write Setting)						
4050	Flash Message Time	0.5 to 10	s	0.1	F001	10
4051	Default Message Timeout	10 to 900	s	1	F001	300
4052	Default Message Intensity	0 to 3	---	1	F101	0 (25%)
4053	Screen Saver Feature	0 to 1	---	1	F102	0 (Disabled)
4054	Screen Saver Wait Time	1 to 65535	min	1	F001	30
4055	Current Cutoff Level	0.002 to 0.02	pu	0.001	F001	20
4056	Voltage Cutoff Level	0.1 to 1	V	0.1	F001	10
Communications (Read/Write Setting)						
407E	COM1 minimum response time	0 to 1000	ms	10	F001	0
407F	COM2 minimum response time	0 to 1000	ms	10	F001	0
4080	Modbus Slave Address	1 to 254	---	1	F001	254
4083	RS485 Com1 Baud Rate	0 to 11	---	1	F112	8 (115200)
4084	RS485 Com1 Parity	0 to 2	---	1	F113	0 (None)
4085	RS485 Com2 Baud Rate	0 to 11	---	1	F112	8 (115200)
4086	RS485 Com2 Parity	0 to 2	---	1	F113	0 (None)
4087	IP Address	0 to 4294967295	---	1	F003	56554706
4089	IP Subnet Mask	0 to 4294967295	---	1	F003	4294966272
408B	Gateway IP Address	0 to 4294967295	---	1	F003	56554497
408D	Network Address NSAP	---	---	---	F074	0
4097	Default GOOSE Update Time	1 to 60	s	1	F001	60
409A	DNP Port	0 to 4	---	1	F177	0 (NONE)
409B	DNP Address	0 to 65519	---	1	F001	1
409C	DNP Client Addresses (2 items)	0 to 4294967295	---	1	F003	0
40A0	TCP Port Number for the Modbus protocol	1 to 65535	---	1	F001	502
40A1	TCP/UDP Port Number for the DNP Protocol	1 to 65535	---	1	F001	20000
40A2	TCP Port Number for the UCA/MMS Protocol	1 to 65535	---	1	F001	102
40A3	TCP Port Number for the HTTP (Web Server) Protocol	1 to 65535	---	1	F001	80
40A4	Main UDP Port Number for the TFTP Protocol	1 to 65535	---	1	F001	69
40A5	Data Transfer UDP Port Numbers for the TFTP Protocol (zero means “automatic”) (2 items)	0 to 65535	---	1	F001	0
40A7	DNP Unsolicited Responses Function	0 to 1	---	1	F102	0 (Disabled)
40A8	DNP Unsolicited Responses Timeout	0 to 60	s	1	F001	5
40A9	DNP Unsolicited Responses Max Retries	1 to 255	---	1	F001	10
40AA	DNP Unsolicited Responses Destination Address	0 to 65519	---	1	F001	1
40AB	Ethernet Operation Mode	0 to 1	---	1	F192	0 (Half-Duplex)
40AC	DNP User Map Function	0 to 1	---	1	F102	0 (Disabled)
40AD	DNP Number of Sources used in Analog points list	1 to 6	---	1	F001	1
40AE	DNP Current Scale Factor	0 to 8	---	1	F194	2 (1)
40AF	DNP Voltage Scale Factor	0 to 8	---	1	F194	2 (1)
40B0	DNP Power Scale Factor	0 to 8	---	1	F194	2 (1)
40B1	DNP Energy Scale Factor	0 to 8	---	1	F194	2 (1)
40B2	DNP Other Scale Factor	0 to 8	---	1	F194	2 (1)
40B3	DNP Current Default Deadband	0 to 65535	---	1	F001	30000
40B4	DNP Voltage Default Deadband	0 to 65535	---	1	F001	30000
40B5	DNP Power Default Deadband	0 to 65535	---	1	F001	30000

Table B–9: MODBUS MEMORY MAP (Sheet 11 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
40B6	DNP Energy Default Deadband	0 to 65535	---	1	F001	30000
40B7	DNP Other Default Deadband	0 to 65535	---	1	F001	30000
40B8	DNP IIN Time Sync Bit Period	1 to 10080	min	1	F001	1440
40B9	DNP Message Fragment Size	30 to 2048	---	1	F001	240
40BA	DNP Client Address 3	0 to 4294967295	---	1	F003	0
40BC	DNP Client Address 4	0 to 4294967295	---	1	F003	0
40BE	DNP Client Address 5	0 to 4294967295	---	1	F003	0
40C0	DNP Communications Reserved (8 items)	0 to 1	---	1	F001	0
40C8	UCA Logical Device Name	---	---	---	F203	“UCADevice”
40D0	GOOSE Function	0 to 1	---	1	F102	1 (Enabled)
40D1	UCA GLOBE.ST.LocRemDS Flexlogic Operand	0 to 65535	---	1	F300	0
40D2	UCA Communications Reserved (14 items)	0 to 1	---	1	F001	0
40E0	TCP Port Number for the IEC 60870-5-104 Protocol	1 to 65535	---	1	F001	2404
40E1	IEC 60870-5-104 Protocol Function	0 to 1	---	1	F102	0 (Disabled)
40E2	IEC 60870-5-104 Protocol Common Address of ASDU	0 to 65535	---	1	F001	0
40E3	IEC 60870-5-104 Protocol Cyclic Data Tx Period	1 to 65535	s	1	F001	60
40E4	IEC Number of Sources used in M_ME_NC_1 point list	1 to 6	---	1	F001	1
40E5	IEC Current Default Threshold	0 to 65535	---	1	F001	30000
40E6	IEC Voltage Default Threshold	0 to 65535	---	1	F001	30000
40E7	IEC Power Default Threshold	0 to 65535	---	1	F001	30000
40E8	IEC Energy Default Threshold	0 to 65535	---	1	F001	30000
40E9	IEC Other Default Threshold	0 to 65535	---	1	F001	30000
40EA	IEC Communications Reserved (22 items)	0 to 1	---	1	F001	0
4100	DNP Binary Input Block of 16 Points (58 items)	0 to 58	---	1	F197	0 (Not Used)
Simple Network Time Protocol (Read/Write Setting)						
4168	Simple Network Time Protocol (SNTP) Function	0 to 1	---	1	F102	0 (Disabled)
4169	Simple Network Time Protocol (SNTP) Server IP Addr	0 to 4294967295	---	1	F003	0
416B	Simple Network Time Protocol (SNTP) UDP Port No.	1 to 65535	---	1	F001	123
Data Logger Commands (Read/Write Command)						
4170	Clear Data Logger	0 to 1	---	1	F126	0 (No)
Data Logger (Read/Write Setting)						
4180	Data Logger Rate	0 to 7	---	1	F178	1 (1 min)
4181	Data Logger Channel Settings (16 items)	---	---	---	F600	0
Clock (Read/Write Command)						
41A0	RTC Set Time	0 to 235959	---	1	F050	0
Clock (Read/Write Setting)						
41A2	SR Date Format	0 to 4294967295	---	1	F051	0
41A4	SR Time Format	0 to 4294967295	---	1	F052	0
41A6	IRIG-B Signal Type	0 to 2	---	1	F114	0 (None)
Fault Report Settings and Commands (Read/Write Setting)						
41B0	Fault Report Source	0 to 5	---	1	F167	0 (SRC 1)
41B1	Fault Report Trigger	0 to 65535	---	1	F300	0
Fault Report Settings and Commands (Read/Write Command)						
41B2	Fault Reports Clear Data Command	0 to 1	---	1	F126	0 (No)
Oscillography (Read/Write Setting)						
41C0	Oscillography Number of Records	1 to 64	---	1	F001	15
41C1	Oscillography Trigger Mode	0 to 1	---	1	F118	0 (Auto Overwrite)
41C2	Oscillography Trigger Position	0 to 100	%	1	F001	50
41C3	Oscillography Trigger Source	0 to 65535	---	1	F300	0
41C4	Oscillography AC Input Waveforms	0 to 4	---	1	F183	2 (16 samples/cycle)
41D0	Oscillography Analog Channel x (16 items)	0 to 65535	---	1	F600	0
4200	Oscillography Digital Channel x (63 items)	0 to 65535	---	1	F300	0
Trip and Alarm LEDs (Read/Write Setting)						
4260	Trip LED Input FlexLogic Operand	0 to 65535	---	1	F300	0

Table B–9: MODBUS MEMORY MAP (Sheet 12 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
4261	Alarm LED Input FlexLogic Operand	0 to 65535	---	1	F300	0
User Programmable LEDs (Read/Write Setting) (48 modules)						
4280	FlexLogic Operand to Activate LED	0 to 65535	---	1	F300	0
4281	User LED type (latched or self-resetting)	0 to 1	---	1	F127	1 (Self-Reset)
4282	...Repeated for module number 2					
4284	...Repeated for module number 3					
4286	...Repeated for module number 4					
4288	...Repeated for module number 5					
428A	...Repeated for module number 6					
428C	...Repeated for module number 7					
428E	...Repeated for module number 8					
4290	...Repeated for module number 9					
4292	...Repeated for module number 10					
4294	...Repeated for module number 11					
4296	...Repeated for module number 12					
4298	...Repeated for module number 13					
429A	...Repeated for module number 14					
429C	...Repeated for module number 15					
429E	...Repeated for module number 16					
42A0	...Repeated for module number 17					
42A2	...Repeated for module number 18					
42A4	...Repeated for module number 19					
42A6	...Repeated for module number 20					
42A8	...Repeated for module number 21					
42AA	...Repeated for module number 22					
42AC	...Repeated for module number 23					
42AE	...Repeated for module number 24					
42B0	...Repeated for module number 25					
42B2	...Repeated for module number 26					
42B4	...Repeated for module number 27					
42B6	...Repeated for module number 28					
42B8	...Repeated for module number 29					
42BA	...Repeated for module number 30					
42BC	...Repeated for module number 31					
42BE	...Repeated for module number 32					
42C0	...Repeated for module number 33					
42C2	...Repeated for module number 34					
42C4	...Repeated for module number 35					
42C6	...Repeated for module number 36					
42C8	...Repeated for module number 37					
42CA	...Repeated for module number 38					
42CC	...Repeated for module number 39					
42CE	...Repeated for module number 40					
42D0	...Repeated for module number 41					
42D2	...Repeated for module number 42					
42D4	...Repeated for module number 43					
42D6	...Repeated for module number 44					
42D8	...Repeated for module number 45					
42DA	...Repeated for module number 46					
42DC	...Repeated for module number 47					
42DE	...Repeated for module number 48					
Installation (Read/Write Setting)						
43E0	Relay Programmed State	0 to 1	---	1	F133	0 (Not Programmed)
43E1	Relay Name	---	---	---	F202	“Relay-1”

Table B–9: MODBUS MEMORY MAP (Sheet 13 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
User Programmable Self Tests (Read/Write Setting)						
4441	User Programmable Detect Ring Break Function	0 to 1	---	1	F102	1 (Enabled)
4442	User Programmable Direct Device Off Function	0 to 1	---	1	F102	1 (Enabled)
4443	User Programmable Remote Device Off Function	0 to 1	---	1	F102	1 (Enabled)
4444	User Programmable Primary Ethernet Fail Function	0 to 1	---	1	F102	0 (Disabled)
4445	User Programmable Secondary Ethernet Fail Function	0 to 1	---	1	F102	0 (Disabled)
4446	User Programmable Battery Fail Function	0 to 1	---	1	F102	1 (Enabled)
4447	User Programmable SNTP Fail Function	0 to 1	---	1	F102	1 (Enabled)
4448	User Programmable IRIG-B Fail Function	0 to 1	---	1	F102	1 (Enabled)
CT Settings (Read/Write Setting) (6 modules)						
4480	Phase CT Primary	1 to 65000	A	1	F001	1
4481	Phase CT Secondary	0 to 1	---	1	F123	0 (1 A)
4482	Ground CT Primary	1 to 65000	A	1	F001	1
4483	Ground CT Secondary	0 to 1	---	1	F123	0 (1 A)
4484	...Repeated for module number 2					
4488	...Repeated for module number 3					
448C	...Repeated for module number 4					
4490	...Repeated for module number 5					
4494	...Repeated for module number 6					
VT Settings (Read/Write Setting) (3 modules)						
4500	Phase VT Connection	0 to 1	---	1	F100	0 (Wye)
4501	Phase VT Secondary	50 to 240	V	0.1	F001	664
4502	Phase VT Ratio	1 to 24000	:1	1	F060	1
4504	Auxiliary VT Connection	0 to 6	---	1	F166	1 (Vag)
4505	Auxiliary VT Secondary	50 to 240	V	0.1	F001	664
4506	Auxiliary VT Ratio	1 to 24000	:1	1	F060	1
4508	...Repeated for module number 2					
4510	...Repeated for module number 3					
Source Settings (Read/Write Setting) (6 modules)						
4580	Source Name	---	---	---	F206	"SRC 1 "
4583	Source Phase CT	0 to 63	---	1	F400	0
4584	Source Ground CT	0 to 63	---	1	F400	0
4585	Source Phase VT	0 to 63	---	1	F400	0
4586	Source Auxiliary VT	0 to 63	---	1	F400	0
4587	...Repeated for module number 2					
458E	...Repeated for module number 3					
4595	...Repeated for module number 4					
459C	...Repeated for module number 5					
45A3	...Repeated for module number 6					
Power System (Read/Write Setting)						
4600	Nominal Frequency	25 to 60	Hz	1	F001	60
4601	Phase Rotation	0 to 1	---	1	F106	0 (ABC)
4602	Frequency And Phase Reference	0 to 5	---	1	F167	0 (SRC 1)
4603	Frequency Tracking Function	0 to 1	---	1	F102	1 (Enabled)
L90 Power System (Read/Write Setting)						
4610	L90 Number of Terminals	2 to 3	---	1	F001	2
4611	L90 Number of Channels	1 to 2	---	1	F001	1
4612	Charging Current Compensation	0 to 1	---	1	F102	0 (Disabled)
4613	Positive Sequence Reactance	0.1 to 65.535	kfi	0.001	F001	100
4614	Zero Sequence Reactance	0.1 to 65.535	kfi	0.001	F001	100
4615	Zero Sequence Current Removal	0 to 1	---	1	F102	0 (Disabled)
4616	Local Relay ID	0 to 255	---	1	F001	0
4617	Terminal 1 ID	0 to 255	---	1	F001	0
4618	Terminal 2 ID	0 to 255	---	1	F001	0

Table B–9: MODBUS MEMORY MAP (Sheet 14 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
4619	Chan Asymmetry Comp	0 to 65535	---	1	F300	0
461A	Block GPS Time Ref	0 to 65535	---	1	F300	0
461B	Max Chan Asymmetry	0 to 10	ms	0.1	F001	15
461C	Round Trip Time	0 to 10	ms	0.1	F001	15
Line (Read/Write Setting)						
46D0	Line Pos Seq Impedance	0.01 to 250	fi	0.01	F001	300
46D1	Line Pos Seq Impedance Angle	25 to 90	°	1	F001	75
46D2	Line Zero Seq Impedance	0.01 to 650	fi	0.01	F001	900
46D3	Line Zero Seq Impedance Angle	25 to 90	°	1	F001	75
46D4	Line Length Units	0 to 1	---	1	F147	0 (km)
46D5	Line Length	0 to 2000	---	0.1	F001	1000
Breaker Control Global Settings (Read/Write Setting)						
46F0	UCA XCBR x SelTimOut	1 to 60	s	1	F001	30
Breaker Control (Read/Write Setting) (2 modules)						
4700	Breaker 1 Function	0 to 1	---	1	F102	0 (Disabled)
4701	Breaker 1 Name	---	---	---	F206	“Bkr 1 “
4704	Breaker 1 Mode	0 to 1	---	1	F157	0 (3-Pole)
4705	Breaker 1 Open	0 to 65535	---	1	F300	0
4706	Breaker 1 Close	0 to 65535	---	1	F300	0
4707	Breaker 1 Phase A 3 Pole	0 to 65535	---	1	F300	0
4708	Breaker 1 Phase B	0 to 65535	---	1	F300	0
4709	Breaker 1 Phase C	0 to 65535	---	1	F300	0
470A	Breaker 1 External Alarm	0 to 65535	---	1	F300	0
470B	Breaker 1 Alarm Delay	0 to 1000000	s	0.001	F003	0
470D	Breaker 1 Push Button Control	0 to 1	---	1	F102	0 (Disabled)
470E	Breaker 1 Manual Close Recal Time	0 to 1000000	s	0.001	F003	0
4710	Breaker 1 UCA XCBR x SBOClass	1 to 2	---	1	F001	1
4711	Breaker 1 UCA XCBR x SBOEna	0 to 1	---	1	F102	0 (Disabled)
4712	Breaker 1 Out Of Service	0 to 65535	---	1	F300	0
4713	UCA XCBR PwrSupSt Bit 0 Operand	0 to 65535	---	1	F300	0
4714	UCA XCBR x PresSt Operand	0 to 65535	---	1	F300	0
4715	UCA XCBR x TrpCoil Operand	0 to 65535	---	1	F300	0
4716	Reserved (2 items)	0 to 65535		1	F001	0
4718	...Repeated for module number 2					
Synchrocheck (Read/Write Setting) (2 modules)						
4780	Synchrocheck 1 Function	0 to 1	---	1	F102	0 (Disabled)
4781	Synchrocheck 1 V1 Source	0 to 5	---	1	F167	0 (SRC 1)
4782	Synchrocheck 1 V2 Source	0 to 5	---	1	F167	1 (SRC 2)
4783	Synchrocheck 1 Max Volt Diff	0 to 100000	V	1	F060	10000
4785	Synchrocheck 1 Max Angle Diff	0 to 100	°	1	F001	30
4786	Synchrocheck 1 Max Freq Diff	0 to 2	Hz	0.01	F001	100
4787	Synchrocheck 1 Dead Source Select	0 to 5	---	1	F176	1 (LV1 and DV2)
4788	Synchrocheck 1 Dead V1 Max Volt	0 to 1.25	pu	0.01	F001	30
4789	Synchrocheck 1 Dead V2 Max Volt	0 to 1.25	pu	0.01	F001	30
478A	Synchrocheck 1 Live V1 Min Volt	0 to 1.25	pu	0.01	F001	70
478B	Synchrocheck 1 Live V2 Min Volt	0 to 1.25	pu	0.01	F001	70
478C	Synchrocheck 1 Target	0 to 2	---	1	F109	0 (Self-reset)
478D	Synchrocheck 1 Events	0 to 1	---	1	F102	0 (Disabled)
478E	Synchrocheck 1 Block	0 to 65535	---	1	F300	0
478F	Synchrocheck 1 Frequency Hysteresis	0 to 0.1	Hz	0.01	F001	6
4790	...Repeated for module number 2					
Demand (Read/Write Setting)						
47D0	Demand Current Method	0 to 2	---	1	F139	0 (Therm Exponential)
47D1	Demand Power Method	0 to 2	---	1	F139	0 (Therm Exponential)

Table B–9: MODBUS MEMORY MAP (Sheet 15 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
47D2	Demand Interval	0 to 5	---	1	F132	2 (15 MIN)
47D3	Demand Input	0 to 65535	---	1	F300	0
Demand (Read/Write Command)						
47D4	Demand Clear Record	0 to 1	---	1	F126	0 (No)
Flexcurve A (Read/Write Setting)						
4800	FlexCurve A (120 items)	0 to 65535	ms	1	F011	0
Flexcurve B (Read/Write Setting)						
48F0	FlexCurve B (120 items)	0 to 65535	ms	1	F011	0
Modbus User Map (Read/Write Setting)						
4A00	Modbus Address Settings for User Map (256 items)	0 to 65535	---	1	F001	0
User Displays Settings (Read/Write Setting) (8 modules)						
4C00	User display top line text	---	---	---	F202	" "
4C0A	User display bottom line text	---	---	---	F202	" "
4C14	Modbus addresses of displayed items (5 items)	0 to 65535	---	1	F001	0
4C19	Reserved (7 items)	---	---	---	F001	0
4C20	...Repeated for module number 2					
4C40	...Repeated for module number 3					
4C60	...Repeated for module number 4					
4C80	...Repeated for module number 5					
4CA0	...Repeated for module number 6					
4CC0	...Repeated for module number 7					
4CE0	...Repeated for module number 8					
User Programmable Pushbuttons (Read/Write Setting) (12 modules)						
4E00	User Programmable Pushbutton Function	0 to 2	---	1	F109	2 (Disabled)
4E01	Programmable Pushbutton Top Line	---	---	---	F202	(none)
4E0B	Prog Pushbutton On Text	---	---	---	F202	(none)
4E15	Prog Pushbutton Off Text	---	---	---	F202	(none)
4E1F	Programmable Pushbutton Drop-Out Time	0 to 60	s	0.05	F001	0
4E20	Programmable Pushbutton Target	0 to 2	---	1	F109	0 (Self-reset)
4E21	User Programmable Pushbutton Events	0 to 1	---	1	F102	0 (Disabled)
4E22	Programmable Pushbutton Reserved (2 items)	0 to 65535	---	1	F001	0
4E24	...Repeated for module number 2					
4E48	...Repeated for module number 3					
4E6C	...Repeated for module number 4					
4E90	...Repeated for module number 5					
4EB4	...Repeated for module number 6					
4ED8	...Repeated for module number 7					
4EFC	...Repeated for module number 8					
4F20	...Repeated for module number 9					
4F44	...Repeated for module number 10					
4F68	...Repeated for module number 11					
4F8C	...Repeated for module number 12					
FlexLogic™ (Read/Write Setting)						
5000	FlexLogic Entry (512 items)	0 to 65535	---	1	F300	16384
FlexLogic™ Timers (Read/Write Setting) (32 modules)						
5800	FlexLogic™ Timer 1 Type	0 to 2	---	1	F129	0 (millisecond)
5801	FlexLogic™ Timer 1 Pickup Delay	0 to 60000	---	1	F001	0
5802	FlexLogic™ Timer 1 Dropout Delay	0 to 60000	---	1	F001	0
5803	FlexLogic™ Timer 1 Reserved (5 items)	0 to 65535	---	1	F001	0
5808	...Repeated for module number 2					
5810	...Repeated for module number 3					
5818	...Repeated for module number 4					
5820	...Repeated for module number 5					
5828	...Repeated for module number 6					

Table B–9: MODBUS MEMORY MAP (Sheet 16 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
5830	...Repeated for module number 7					
5838	...Repeated for module number 8					
5840	...Repeated for module number 9					
5848	...Repeated for module number 10					
5850	...Repeated for module number 11					
5858	...Repeated for module number 12					
5860	...Repeated for module number 13					
5868	...Repeated for module number 14					
5870	...Repeated for module number 15					
5878	...Repeated for module number 16					
5880	...Repeated for module number 17					
5888	...Repeated for module number 18					
5890	...Repeated for module number 19					
5898	...Repeated for module number 20					
58A0	...Repeated for module number 21					
58A8	...Repeated for module number 22					
58B0	...Repeated for module number 23					
58B8	...Repeated for module number 24					
58C0	...Repeated for module number 25					
58C8	...Repeated for module number 26					
58D0	...Repeated for module number 27					
58D8	...Repeated for module number 28					
58E0	...Repeated for module number 29					
58E8	...Repeated for module number 30					
58F0	...Repeated for module number 31					
58F8	...Repeated for module number 32					
Phase TOC (Read/Write Grouped Setting) (6 modules)						
5900	Phase TOC Function	0 to 1	---	1	F102	0 (Disabled)
5901	Phase TOC Signal Source	0 to 5	---	1	F167	0 (SRC 1)
5902	Phase TOC Input	0 to 1	---	1	F122	0 (Phasor)
5903	Phase TOC Pickup	0 to 30	pu	0.001	F001	1000
5904	Phase TOC Curve	0 to 16	---	1	F103	0 (IEEE Mod Inv)
5905	Phase TOC Multiplier	0 to 600	---	0.01	F001	100
5906	Phase TOC Reset	0 to 1	---	1	F104	0 (Instantaneous)
5907	Phase TOC Voltage Restraint	0 to 1	---	1	F102	0 (Disabled)
5908	Phase TOC Block For Each Phase (3 items)	0 to 65535	---	1	F300	0
590B	Phase TOC Target	0 to 2	---	1	F109	0 (Self-reset)
590C	Phase TOC Events	0 to 1	---	1	F102	0 (Disabled)
590D	Reserved (3 items)	0 to 1	---	1	F001	0
5910	...Repeated for module number 2					
5920	...Repeated for module number 3					
5930	...Repeated for module number 4					
5940	...Repeated for module number 5					
5950	...Repeated for module number 6					
Phase Instantaneous Overcurrent (Read/Write Grouped Setting) (12 modules)						
5A00	Phase Instantaneous Overcurrent 1 Function	0 to 1	---	1	F102	0 (Disabled)
5A01	Phase Instantaneous Overcurrent 1 Signal Source	0 to 5	---	1	F167	0 (SRC 1)
5A02	Phase Instantaneous Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000
5A03	Phase Instantaneous Overcurrent 1 Delay	0 to 600	s	0.01	F001	0
5A04	Phase Instantaneous Overcurrent 1 Reset Delay	0 to 600	s	0.01	F001	0
5A05	Phase Inst OC 1 Block for each phase (3 items)	0 to 65535	---	1	F300	0
5A08	Phase Instantaneous Overcurrent 1 Target	0 to 2	---	1	F109	0 (Self-reset)
5A09	Phase Instantaneous Overcurrent 1 Events	0 to 1	---	1	F102	0 (Disabled)
5A0A	Reserved (6 items)	0 to 1	---	1	F001	0

Table B–9: MODBUS MEMORY MAP (Sheet 17 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
5A10	...Repeated for module number 2					
5A20	...Repeated for module number 3					
5A30	...Repeated for module number 4					
5A40	...Repeated for module number 5					
5A50	...Repeated for module number 6					
5A60	...Repeated for module number 7					
5A70	...Repeated for module number 8					
5A80	...Repeated for module number 9					
5A90	...Repeated for module number 10					
5AA0	...Repeated for module number 11					
5AB0	...Repeated for module number 12					
Neutral TOC (Read/Write Grouped Setting) (6 modules)						
5B00	Neutral Time Overcurrent 1 Function	0 to 1	---	1	F102	0 (Disabled)
5B01	Neutral Time Overcurrent 1 Signal Source	0 to 5	---	1	F167	0 (SRC 1)
5B02	Neutral Time Overcurrent 1 Input	0 to 1	---	1	F122	0 (Phasor)
5B03	Neutral Time Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000
5B04	Neutral Time Overcurrent 1 Curve	0 to 16	---	1	F103	0 (IEEE Mod Inv)
5B05	Neutral Time Overcurrent 1 Multiplier	0 to 600	---	0.01	F001	100
5B06	Neutral Time Overcurrent 1 Reset	0 to 1	---	1	F104	0 (Instantaneous)
5B07	Neutral Time Overcurrent 1 Block	0 to 65535	---	1	F300	0
5B08	Neutral Time Overcurrent 1 Target	0 to 2	---	1	F109	0 (Self-reset)
5B09	Neutral Time Overcurrent 1 Events	0 to 1	---	1	F102	0 (Disabled)
5B0A	Reserved (6 items)	0 to 1	---	1	F001	0
5B10	...Repeated for module number 2					
5B20	...Repeated for module number 3					
5B30	...Repeated for module number 4					
5B40	...Repeated for module number 5					
5B50	...Repeated for module number 6					
Neutral Instantaneous Overcurrent (Read/Write Grouped Setting) (12 modules)						
5C00	Neutral Instantaneous Overcurrent 1 Function	0 to 1	---	1	F102	0 (Disabled)
5C01	Neutral Instantaneous Overcurrent 1 Signal Source	0 to 5	---	1	F167	0 (SRC 1)
5C02	Neutral Instantaneous Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000
5C03	Neutral Instantaneous Overcurrent 1 Delay	0 to 600	s	0.01	F001	0
5C04	Neutral Instantaneous Overcurrent 1 Reset Delay	0 to 600	s	0.01	F001	0
5C05	Neutral Instantaneous Overcurrent 1 Block	0 to 65535	---	1	F300	0
5C06	Neutral Instantaneous Overcurrent 1 Target	0 to 2	---	1	F109	0 (Self-reset)
5C07	Neutral Instantaneous Overcurrent 1 Events	0 to 1	---	1	F102	0 (Disabled)
5C08	Reserved (8 items)	0 to 1	---	1	F001	0
5C10	...Repeated for module number 2					
5C20	...Repeated for module number 3					
5C30	...Repeated for module number 4					
5C40	...Repeated for module number 5					
5C50	...Repeated for module number 6					
5C60	...Repeated for module number 7					
5C70	...Repeated for module number 8					
5C80	...Repeated for module number 9					
5C90	...Repeated for module number 10					
5CA0	...Repeated for module number 11					
5CB0	...Repeated for module number 12					
Ground Time Overcurrent (Read/Write Grouped Setting) (6 modules)						
5D00	Ground Time Overcurrent 1 Function	0 to 1	---	1	F102	0 (Disabled)
5D01	Ground Time Overcurrent 1 Signal Source	0 to 5	---	1	F167	0 (SRC 1)
5D02	Ground Time Overcurrent 1 Input	0 to 1	---	1	F122	0 (Phasor)
5D03	Ground Time Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000

Table B–9: MODBUS MEMORY MAP (Sheet 18 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
5D04	Ground Time Overcurrent 1 Curve	0 to 16	---	1	F103	0 (IEEE Mod Inv)
5D05	Ground Time Overcurrent 1 Multiplier	0 to 600	---	0.01	F001	100
5D06	Ground Time Overcurrent 1 Reset	0 to 1	---	1	F104	0 (Instantaneous)
5D07	Ground Time Overcurrent 1 Block	0 to 65535	---	1	F300	0
5D08	Ground Time Overcurrent 1 Target	0 to 2	---	1	F109	0 (Self-reset)
5D09	Ground Time Overcurrent 1 Events	0 to 1	---	1	F102	0 (Disabled)
5D0A	Reserved (6 items)	0 to 1	---	1	F001	0
5D10	...Repeated for module number 2					
5D20	...Repeated for module number 3					
5D30	...Repeated for module number 4					
5D40	...Repeated for module number 5					
5D50	...Repeated for module number 6					
Ground Instantaneous Overcurrent (Read/Write Grouped Setting) (12 modules)						
5E00	Ground Instantaneous Overcurrent 1 Signal Source	0 to 5	---	1	F167	0 (SRC 1)
5E01	Ground Instantaneous Overcurrent 1 Function	0 to 1	---	1	F102	0 (Disabled)
5E02	Ground Instantaneous Overcurrent 1 Pickup	0 to 30	pu	0.001	F001	1000
5E03	Ground Instantaneous Overcurrent 1 Delay	0 to 600	s	0.01	F001	0
5E04	Ground Instantaneous Overcurrent 1 Reset Delay	0 to 600	s	0.01	F001	0
5E05	Ground Instantaneous Overcurrent 1 Block	0 to 65535	---	1	F300	0
5E06	Ground Instantaneous Overcurrent 1 Target	0 to 2	---	1	F109	0 (Self-reset)
5E07	Ground Instantaneous Overcurrent 1 Events	0 to 1	---	1	F102	0 (Disabled)
5E08	Reserved (8 items)	0 to 1	---	1	F001	0
5E10	...Repeated for module number 2					
5E20	...Repeated for module number 3					
5E30	...Repeated for module number 4					
5E40	...Repeated for module number 5					
5E50	...Repeated for module number 6					
5E60	...Repeated for module number 7					
5E70	...Repeated for module number 8					
5E80	...Repeated for module number 9					
5E90	...Repeated for module number 10					
5EA0	...Repeated for module number 11					
5EB0	...Repeated for module number 12					
L90 Trip Logic (Read/Write Grouped Setting)						
5EE0	87L Trip Function	0 to 1	---	1	F102	0 (Disabled)
5EE1	87L Trip Source	0 to 5	---	1	F167	0 (SRC 1)
5EE2	87L Trip Mode	0 to 1	---	1	F157	0 (3-Pole)
5EE3	87L Trip Supervision	0 to 65535	---	1	F300	0
5EE4	87L Trip Force 3 Phase	0 to 65535	---	1	F300	0
5EE5	87L Trip Seal In	0 to 1	---	1	F102	0 (Disabled)
5EE6	87L Trip Seal In Pickup	0.2 to 0.8	pu	0.01	F001	20
5EE7	87L Trip Target	0 to 2	---	1	F109	0 (Self-reset)
5EE8	87L Trip Events	0 to 1	---	1	F102	0 (Disabled)
Stub Bus (Read/Write Grouped Setting)						
5F10	Stub Bus Function	0 to 1	---	1	F102	0 (Disabled)
5F11	Stub Bus Disconnect	0 to 65535	---	1	F300	0
5F12	Stub Bus Trigger	---	---	1	F300	0
5F13	Stub Bus Target	0 to 2	---	1	F109	0 (Self-reset)
5F14	Stub Bus Events	0 to 1	---	1	F102	0 (Disabled)
L90 50DD (Read/Write Grouped Setting)						
5F20	DD Function	0 to 1	---	1	F102	0 (Disabled)
5F21	DD Non Cur Supervision	0 to 65535	---	1	F300	0
5F22	DD Control Logic	0 to 65535	---	1	F300	0
5F23	DD Logic Seal In	0 to 65535	---	1	F300	0

Table B–9: MODBUS MEMORY MAP (Sheet 19 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
5F24	DD Events	0 to 1	---	1	F102	0 (Disabled)
Differential 87L (Read/Write Grouped Setting)						
6000	87L Function	0 to 1	---	1	F102	0 (Disabled)
6001	87L Block	0 to 65535	---	1	F300	0
6002	87L Signal Source	0 to 5	---	1	F167	0 (SRC 1)
6003	87L Minimum Phase Current Sensitivity	0.2 to 4	pu	0.01	F001	20
6004	87L Tap Setting	0.2 to 5	---	0.01	F001	100
6005	87L Phase Percent Restraint1	1 to 50	%	1	F001	30
6006	87L Phase Percent Restraint2	1 to 70	%	1	F001	50
6007	87L Phase Dual Slope Breakpoint	0 to 20	pu	0.1	F001	10
600C	87L Key DTT	0 to 1	---	1	F102	1 (Enabled)
600D	87L Diff Ext Key DTT	0 to 65535	---	1	F300	0
600E	87L Diff Target	0 to 2	---	1	F109	0 (Self-reset)
600F	87L Differential Event	0 to 1	---	1	F102	0 (Disabled)
6010	87L Tap2 Setting	0.2 to 5	---	0.01	F001	100
Open Pole Detect (Read/Write Grouped Setting)						
6040	Open Pole Detect Function	0 to 1	---	1	F102	0 (Disabled)
6041	Open Pole Detect Block	0 to 65535	---	1	F300	0
6042	Open Pole Detect A Aux Co	0 to 65535	---	1	F300	0
6043	Open Pole Detect B Aux Co	0 to 65535	---	1	F300	0
6044	Open Pole Detect C Aux Co	0 to 65535	---	1	F300	0
6045	Open Pole Detect Current Source	0 to 5	---	1	F167	0 (SRC 1)
6046	Open Pole Detect Current Pickup	0.05 to 20	pu	0.01	F001	20
6047	Open Pole Detect Voltage Source	0 to 5	---	1	F167	0 (SRC 1)
6048	Open Pole Detect Voltage Input	0 to 1	---	1	F102	0 (Disabled)
6049	Open Pole Detect Pickup Delay	0 to 65.535	s	0.001	F001	60
604A	Open Pole Detect Reset Delay	0 to 65.535	s	0.001	F001	100
604B	Open Pole Detect Target	0 to 2	---	1	F109	0 (Self-reset)
604C	Open Pole Detect Events	0 to 1	---	1	F102	0 (Disabled)
604D	Open Pole Detect Broken Co	0 to 1	---	1	F102	0 (Disabled)
CT Fail (Read/Write Setting)						
6120	CT Fail Function	0 to 1	---	1	F102	0 (Disabled)
6121	CT Fail Block	0 to 65535	---	1	F300	0
6122	CT Fail Current Source 1	0 to 5	---	1	F167	0 (SRC 1)
6123	CT Fail Current Pickup 1	0 to 2	pu	0.1	F001	2
6124	CT Fail Current Source 2	0 to 5	---	1	F167	1 (SRC 2)
6125	CT Fail Current Pickup 2	0 to 2	pu	0.1	F001	2
6126	CT Fail Voltage Source	0 to 5	---	1	F167	0 (SRC 1)
6127	CT Fail Voltage Pickup	0 to 2	pu	0.1	F001	2
6128	CT Fail Pickup Delay	0 to 65.535	s	0.001	F001	1000
6129	CT Fail Target	0 to 2	---	1	F109	0 (Self-reset)
612A	CT Fail Events	0 to 1	---	1	F102	0 (Disabled)
Cont Monitor (Read/Write Setting)						
6130	Cont Monitor Function	0 to 1	---	1	F102	0 (Disabled)
6131	Cont Monitor I OP	0 to 65535	---	1	F300	0
6132	Cont Monitor I Supervision	0 to 65535	---	1	F300	0
6133	Cont Monitor V OP	0 to 65535	---	1	F300	0
6134	Cont Monitor V Supervision	0 to 65535	---	1	F300	0
6135	Cont Monitor Target	0 to 2	---	1	F109	0 (Self-reset)
6136	Cont Monitor Events	0 to 1	---	1	F102	0 (Disabled)
Negative Sequence TOC (Read/Write Grouped Setting) (2 modules)						
6300	Negative Sequence TOC1 Function	0 to 1	---	1	F102	0 (Disabled)
6301	Negative Sequence TOC1 Signal Source	0 to 5	---	1	F167	0 (SRC 1)
6302	Negative Sequence TOC1 Pickup	0 to 30	pu	0.001	F001	1000

Table B–9: MODBUS MEMORY MAP (Sheet 20 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
6303	Negative Sequence TOC1 Curve	0 to 16	---	1	F103	0 (IEEE Mod Inv)
6304	Negative Sequence TOC1 Multiplier	0 to 600	---	0.01	F001	100
6305	Negative Sequence TOC1 Reset	0 to 1	---	1	F104	0 (Instantaneous)
6306	Negative Sequence TOC1 Block	0 to 65535	---	1	F300	0
6307	Negative Sequence TOC1 Target	0 to 2	---	1	F109	0 (Self-reset)
6308	Negative Sequence TOC1 Events	0 to 1	---	1	F102	0 (Disabled)
6309	Reserved (7 items)	0 to 1	---	1	F001	0
6310	...Repeated for module number 2					
Negative Sequence IOC (Read/Write Grouped Setting) (2 modules)						
6400	Negative Sequence IOC1 Function	0 to 1	---	1	F102	0 (Disabled)
6401	Negative Sequence IOC1 Signal Source	0 to 5	---	1	F167	0 (SRC 1)
6402	Negative Sequence IOC1 Pickup	0 to 30	pu	0.001	F001	1000
6403	Negative Sequence IOC1 Delay	0 to 600	s	0.01	F001	0
6404	Negative Sequence IOC1 Reset Delay	0 to 600	s	0.01	F001	0
6405	Negative Sequence IOC1 Block	0 to 65535	---	1	F300	0
6406	Negative Sequence IOC1 Target	0 to 2	---	1	F109	0 (Self-reset)
6407	Negative Sequence IOC1 Events	0 to 1	---	1	F102	0 (Disabled)
6408	Reserved (8 items)	0 to 1	---	1	F001	0
6410	...Repeated for module number 2					
Power Swing Detect (Read/Write Grouped Setting)						
65C0	Power Swing Function	0 to 1	---	1	F102	0 (Disabled)
65C1	Power Swing Source	0 to 5	---	1	F167	0 (SRC 1)
65C2	Power Swing Mode	0 to 1	---	1	F513	0 (Two Step)
65C3	Power Swing Supv	0.05 to 30	pu	0.001	F001	600
65C4	Power Swing Fwd Reach	0.1 to 500	ohms	0.01	F001	5000
65C5	Power Swing Fwd Rca	40 to 90	°	1	F001	75
65C6	Power Swing Rev Reach	0.1 to 500	ohms	0.01	F001	5000
65C7	Power Swing Rev Rca	40 to 90	°	1	F001	75
65C8	Outer Limit Angle	40 to 140	°	1	F001	120
65C9	Middle Limit Angle	40 to 140	°	1	F001	90
65CA	Inner Limit Angle	40 to 140	°	1	F001	60
65CB	Delay 1 Pickup	0 to 65.535	s	0.001	F001	30
65CC	Delay 1 Reset	0 to 65.535	s	0.001	F001	50
65CD	Delay 2 Pickup	0 to 65.535	s	0.001	F001	17
65CE	Delay 3 Pickup	0 to 65.535	s	0.001	F001	9
65CF	Delay 4 Pickup	0 to 65.535	s	0.001	F001	17
65D0	Seal In Delay	0 to 65.535	s	0.001	F001	400
65D1	Trip Mode	0 to 1	---	1	F514	0 (Delayed)
65D2	Power Swing Block	0 to 65535	---	1	F300	0
65D3	Power Swing Target	0 to 2	---	1	F109	0 (Self-reset)
65D4	Power Swing Event	0 to 1	---	1	F102	0 (Disabled)
65D5	Power Swing Shape	0 to 1	---	1	F085	0 (Mho)
65D6	Power Swing Quad Fwd Mid	0.1 to 500	ohms	0.01	F001	6000
65D7	Power Swing Quad Fwd Out	0.1 to 500	ohms	0.01	F001	7000
65D8	Power Swing Quad Rev Mid	0.1 to 500	ohms	0.01	F001	6000
65D9	Power Swing Quad Rev Out	0.1 to 500	ohms	0.01	F001	7000
65DA	Power Swing Outer Rgt Bld	0.1 to 500	ohms	0.01	F001	10000
65DB	Power Swing Outer Left Bld	0.1 to 500	ohms	0.01	F001	10000
65DC	Power Swing Middle Rgt Bld	0.1 to 500	ohms	0.01	F001	10000
65DD	Power Swing Middle Lft Bld	0.1 to 500	ohms	0.01	F001	10000
65DE	Power Swing Inner Rgt Bld	0.1 to 500	ohms	0.01	F001	10000
65DF	Power Swing Inner Lft Bld	0.1 to 500	ohms	0.01	F001	10000
Load Encroachment (Read/Write Grouped Setting)						
6700	Load Encroachment Function	0 to 1	---	1	F102	0 (Disabled)

Table B–9: MODBUS MEMORY MAP (Sheet 21 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
6701	Load Encroachment Source	0 to 5	---	1	F167	0 (SRC 1)
6702	Load Encroachment Min Volt	0 to 3	pu	0.001	F001	250
6703	Load Encroachment Reach	0.02 to 250	ohms	0.01	F001	100
6704	Load Encroachment Angle	5 to 50	°	1	F001	30
6705	Load Encroachment Pkp Delay	0 to 65.535	s	0.001	F001	0
6706	Load Encroachment Rst Delay	0 to 65.535	s	0.001	F001	0
6707	Load Encroachment Block	0 to 65535	---	1	F300	0
6708	Load Encroachment Target	0 to 2	---	1	F109	0 (Self-reset)
6709	Load Encroachment Events	0 to 1	---	1	F102	0 (Disabled)
670A	Load Encroachment Reserved (6 items)	0 to 65535	---	1	F001	0
Autoreclose 1P 3P (Read/Write Setting)						
6890	Autoreclose 1 Mode	0 to 3	---	1	F080	0 (1 & 3 Pole)
6891	Autoreclose 1 Maximum Number of Shots	1 to 2	---	1	F001	2
6892	Autoreclose 1 Block Breaker 1	0 to 65535	---	1	F300	0
6893	Autoreclose 1 Close Time Breaker 1	0 to 655.35	s	0.01	F001	10
6894	Autoreclose 1 BKR Man Close	0 to 65535	---	1	F300	0
6895	Autoreclose 1 Function	0 to 1	---	1	F102	0 (Disabled)
6896	Autoreclose 1 Blk Time Mnl Cls	0 to 655.35	s	0.01	F001	1000
6897	Autoreclose 1 1P Init	0 to 65535	---	1	F300	0
6898	Autoreclose 1 3P Init	0 to 65535	---	1	F300	0
6899	Autoreclose 1 3P TD Init	0 to 65535	---	1	F300	0
689A	Autoreclose 1 Multi P Fault	0 to 65535	---	1	F300	0
689B	Autoreclose 1 BKR 1 Pole Open	0 to 65535	---	1	F300	0
689C	Autoreclose 1 BKR 3 Pole Open	0 to 65535	---	1	F300	0
689D	Autoreclose 1 3P Dead Time 1	0 to 655.35	s	0.01	F001	50
689E	Autoreclose 1 3P Dead Time 2	0 to 655.35	s	0.01	F001	120
689F	Autoreclose 1 Extend Dead T1	0 to 65535	---	1	F300	0
68A0	Autoreclose 1 Dead T1 Extension	0 to 655.35	s	0.01	F001	50
68A1	Autoreclose 1 Reset	0 to 65535	---	1	F300	0
68A2	Autoreclose 1 Reset Time	0 to 655.35	s	0.01	F001	6000
68A3	Autoreclose 1 BKR Closed	0 to 65535	---	1	F300	0
68A4	Autoreclose 1 Block	0 to 65535	---	1	F300	0
68A5	Autoreclose 1 Pause	0 to 65535	---	1	F300	0
68A6	Autoreclose 1 Inc Seq Time	0 to 655.35	s	0.01	F001	500
68A7	Autoreclose 1 Block Breaker 2	0 to 65535	---	1	F300	0
68A8	Autoreclose 1 Close Time Breaker 2	0 to 655.35	s	0.01	F001	10
68A9	Autoreclose 1 Transfer 1 to 2	0 to 1	---	1	F126	0 (No)
68AA	Autoreclose 1 Transfer 2 to 1	0 to 1	---	1	F126	0 (No)
68AB	Autoreclose 1 Breaker 1 Fail Option	0 to 1	---	1	F081	0 (Continue)
68AC	Autoreclose 1 Breaker 2 Fail Option	0 to 1	---	1	F081	0 (Continue)
68AD	Autoreclose 1 1P Dead Time	0 to 655.35	s	0.01	F001	100
68AE	Autoreclose 1 BKR Sequence	0 to 4	---	1	F082	3 (1 - 2)
68AF	Autoreclose 1 Transfer Time	0 to 655.35	s	0.01	F001	400
68B0	Autoreclose 1 Event	0 to 1	---	1	F102	0 (Disabled)
68B1	Reserved (16 items)	0 to 1	---	1	F102	0 (Disabled)
Phase Undervoltage (Read/Write Grouped Setting) (2 modules)						
7000	Phase Undervoltage 1 Function	0 to 1	---	1	F102	0 (Disabled)
7001	Phase Undervoltage 1 Signal Source	0 to 5	---	1	F167	0 (SRC 1)
7002	Phase Undervoltage 1 Pickup	0 to 3	pu	0.001	F001	1000
7003	Phase Undervoltage 1 Curve	0 to 1	---	1	F111	0 (Definite Time)
7004	Phase Undervoltage 1 Delay	0 to 600	s	0.01	F001	100
7005	Phase Undervoltage 1 Minimum Voltage	0 to 3	pu	0.001	F001	100
7006	Phase Undervoltage 1 Block	0 to 65535	---	1	F300	0
7007	Phase Undervoltage 1 Target	0 to 2	---	1	F109	0 (Self-reset)

Table B–9: MODBUS MEMORY MAP (Sheet 22 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
7008	Phase Undervoltage 1 Events	0 to 1	---	1	F102	0 (Disabled)
7009	Phase UV Measurement Mode	0 to 1	---	1	F186	0 (Phase to Ground)
700A	Reserved (6 items)	0 to 1	---	1	F001	0
7013	...Repeated for module number 2					
Phase Overvoltage (Read/Write Grouped Setting)						
7100	Phase Overvoltage 1 Function	0 to 1	---	1	F102	0 (Disabled)
7101	Phase Overvoltage 1 Source	0 to 5	---	1	F167	0 (SRC 1)
7102	Phase Overvoltage 1 Pickup	0 to 3	pu	0.001	F001	1000
7103	Phase Overvoltage 1 Delay	0 to 600	s	0.01	F001	100
7104	Phase Overvoltage 1 Reset Delay	0 to 600	s	0.01	F001	100
7105	Phase Overvoltage 1 Block	0 to 65535	---	1	F300	0
7106	Phase Overvoltage 1 Target	0 to 2	---	1	F109	0 (Self-reset)
7107	Phase Overvoltage 1 Events	0 to 1	---	1	F102	0 (Disabled)
7108	Reserved (8 items)	0 to 1	---	1	F001	0
Distance (Read/Write Grouped Setting)						
7120	Distance Signal Source	0 to 5	---	1	F167	0 (SRC 1)
7121	Memory Duration	5 to 25	cycles	1	F001	10
7122	Force Self-Polar	0 to 65535	---	1	F300	0
Line Pickup (Read/Write Grouped Setting)						
71F0	Line Pickup Function	0 to 1	---	1	F102	0 (Disabled)
71F1	Line Pickup Signal Source	0 to 5	---	1	F167	0 (SRC 1)
71F2	Line Pickup Phase IOC Pickup	0 to 30	pu	0.001	F001	1000
71F3	Line Pickup UV Pickup	0 to 3	pu	0.001	F001	700
71F4	Line End Open Pickup Delay	0 to 65.535	s	0.001	F001	150
71F5	Line End Open Reset Delay	0 to 65.535	s	0.001	F001	90
71F6	Line Pickup OV Pickup Delay	0 to 65.535	s	0.001	F001	40
71F7	Autoreclose Coordination Pickup Delay	0 to 65.535	s	0.001	F001	45
71F8	Autoreclose Coordination Reset Delay	0 to 65.535	s	0.001	F001	5
71F9	Autoreclose Coordination Bypass	0 to 1	---	1	F102	1 (Enabled)
71FA	Line Pickup Block	0 to 65535	---	1	F300	0
71FB	Line Pickup Target	0 to 2	---	1	F109	0 (Self-reset)
71FC	Line Pickup Events	0 to 1	---	1	F102	0 (Disabled)
71FD	Terminal Open	0 to 65535	---	1	F300	0
71FE	AR Accelerate	0 to 65535	---	1	F300	0
Breaker Failure (Read/Write Grouped Setting) (2 modules)						
7200	Breaker Failure 1 Function	0 to 1	---	1	F102	0 (Disabled)
7201	Breaker Failure 1 Mode	0 to 1	---	1	F157	0 (3-Pole)
7208	Breaker Failure 1 Source	0 to 5	---	1	F167	0 (SRC 1)
7209	Breaker Failure 1 Amp Supervision	0 to 1	---	1	F126	1 (Yes)
720A	Breaker Failure 1 Use Seal-In	0 to 1	---	1	F126	1 (Yes)
720B	Breaker Failure 1 Three Pole Initiate	0 to 65535	---	1	F300	0
720C	Breaker Failure 1 Block	0 to 65535	---	1	F300	0
720D	Breaker Failure 1 Phase Amp Supv Pickup	0.001 to 30	pu	0.001	F001	1050
720E	Breaker Failure 1 Neutral Amp Supv Pickup	0.001 to 30	pu	0.001	F001	1050
720F	Breaker Failure 1 Use Timer 1	0 to 1	---	1	F126	1 (Yes)
7210	Breaker Failure 1 Timer 1 Pickup	0 to 65.535	s	0.001	F001	0
7211	Breaker Failure 1 Use Timer 2	0 to 1	---	1	F126	1 (Yes)
7212	Breaker Failure 1 Timer 2 Pickup	0 to 65.535	s	0.001	F001	0
7213	Breaker Failure 1 Use Timer 3	0 to 1	---	1	F126	1 (Yes)
7214	Breaker Failure 1 Timer 3 Pickup	0 to 65.535	s	0.001	F001	0
7215	Breaker Failure 1 Breaker Status 1 Phase A/3P	0 to 65535	---	1	F300	0
7216	Breaker Failure 1 Breaker Status 2 Phase A/3P	0 to 65535	---	1	F300	0
7217	Breaker Failure 1 Breaker Test On	0 to 65535	---	1	F300	0
7218	Breaker Failure 1 Phase Amp Hiset Pickup	0.001 to 30	pu	0.001	F001	1050

Table B–9: MODBUS MEMORY MAP (Sheet 23 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
7219	Breaker Failure 1 Neutral Amp Hiset Pickup	0.001 to 30	pu	0.001	F001	1050
721A	Breaker Failure 1 Phase Amp Loset Pickup	0.001 to 30	pu	0.001	F001	1050
721B	Breaker Failure 1 Neutral Amp Loset Pickup	0.001 to 30	pu	0.001	F001	1050
721C	Breaker Failure 1 Loset Time	0 to 65.535	s	0.001	F001	0
721D	Breaker Failure 1 Trip Dropout Delay	0 to 65.535	s	0.001	F001	0
721E	Breaker Failure 1 Target	0 to 2	---	1	F109	0 (Self-reset)
721F	Breaker Failure 1 Events	0 to 1	---	1	F102	0 (Disabled)
7220	Breaker Failure 1 Phase A Initiate	0 to 65535	---	1	F300	0
7221	Breaker Failure 1 Phase B Initiate	0 to 65535	---	1	F300	0
7222	Breaker Failure 1 Phase C Initiate	0 to 65535	---	1	F300	0
7223	Breaker Failure 1 Breaker Status 1 Phase B	0 to 65535	---	1	F300	0
7224	Breaker Failure 1 Breaker Status 1 Phase C	0 to 65535	---	1	F300	0
7225	Breaker Failure 1 Breaker Status 2 Phase B	0 to 65535	---	1	F300	0
7226	Breaker Failure 1 Breaker Status 2 Phase C	0 to 65535	---	1	F300	0
7227	...Repeated for module number 2					
Phase Directional (Read/Write Grouped Setting) (2 modules)						
7260	Phase Directional Overcurrent 1 Function	0 to 1	---	1	F102	0 (Disabled)
7261	Phase Directional Overcurrent 1 Source	0 to 5	---	1	F167	0 (SRC 1)
7262	Phase Directional Overcurrent 1 Block	0 to 65535	---	1	F300	0
7263	Phase Directional Overcurrent 1 ECA	0 to 359	---	1	F001	30
7264	Phase Directional Overcurrent 1 Pol V Threshold	0 to 3	pu	0.001	F001	700
7265	Phase Directional Overcurrent 1 Block OC	0 to 1	---	1	F126	0 (No)
7266	Phase Directional Overcurrent 1 Target	0 to 2	---	1	F109	0 (Self-reset)
7267	Phase Directional Overcurrent 1 Events	0 to 1	---	1	F102	0 (Disabled)
7268	Reserved (8 items)	0 to 1	---	1	F001	0
7270	...Repeated for module number 2					
Neutral Directional OC (Read/Write Grouped Setting) (2 modules)						
7280	Neutral DIR OC1 Function	0 to 1	---	1	F102	0 (Disabled)
7281	Neutral DIR OC1 Source	0 to 5	---	1	F167	0 (SRC 1)
7282	Neutral DIR OC1 Polarizing	0 to 2	---	1	F230	0 (Voltage)
7283	Neutral DIR OC1 Forward ECA	-90 to 90	° Lag	1	F002	75
7284	Neutral DIR OC1 Forward Limit Angle	40 to 90	°	1	F001	90
7285	Neutral DIR OC1 Forward Pickup	0.002 to 30	pu	0.001	F001	50
7286	Neutral DIR OC1 Reverse Limit Angle	40 to 90	°	1	F001	90
7287	Neutral DIR OC1 Reverse Pickup	0.002 to 30	pu	0.001	F001	50
7288	Neutral DIR OC1 Target	0 to 2	---	1	F109	0 (Self-reset)
7289	Neutral DIR OC1 Block	0 to 65535	---	1	F300	0
728A	Neutral DIR OC1 Events	0 to 1	---	1	F102	0 (Disabled)
728B	Neutral DIR OC X Polarizing Voltage	0 to 1	---	1	F231	0 (Calculated V0)
728C	Neutral DIR OC X Op Current	0 to 1	---	1	F196	0 (Calculated 3I0)
728D	Neutral DIR OC X Offset	0 to 250	fi	0.01	F001	0
728E	Reserved (2 items)	0 to 1	---	1	F001	0
7290	...Repeated for module number 2					
Negative Sequence Directional OC (Read/Write Grouped Setting) (2 modules)						
72A0	Negative Sequence DIR OC1 Function	0 to 1	---	1	F102	0 (Disabled)
72A1	Negative Sequence DIR OC1 Source	0 to 5	---	1	F167	0 (SRC 1)
72A2	Negative Sequence DIR OC1 Type	0 to 1	---	1	F179	0 (Neg Sequence)
72A3	Negative Sequence DIR OC1 Forward ECA	0 to 90	° Lag	1	F002	75
72A4	Negative Sequence DIR OC1 Forward Limit Angle	40 to 90	°	1	F001	90
72A5	Negative Sequence DIR OC1 Forward Pickup	0.05 to 30	pu	0.01	F001	5
72A6	Negative Sequence DIR OC1 Reverse Limit Angle	40 to 90	°	1	F001	90
72A7	Negative Sequence DIR OC1 Reverse Pickup	0.05 to 30	pu	0.01	F001	5
72A8	Negative Sequence DIR OC1 Target	0 to 2	---	1	F109	0 (Self-reset)
72A9	Negative Sequence DIR OC1 Block	0 to 65535	---	1	F300	0

Table B–9: MODBUS MEMORY MAP (Sheet 24 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
72AA	Negative Sequence DIR OC1 Events	0 to 1	---	1	F102	0 (Disabled)
72AB	Negative Sequence DIR OC X Offset	0 to 250	fi	0.01	F001	0
72AC	Reserved (4 items)	0 to 1	---	1	F001	0
72B0	...Repeated for module number 2					
Breaker Arcing Current Settings (Read/Write Setting) (2 modules)						
72C0	Breaker x Arcing Amp Function	0 to 1	---	1	F102	0 (Disabled)
72C1	Breaker x Arcing Amp Source	0 to 5	---	1	F167	0 (SRC 1)
72C2	Breaker x Arcing Amp Init	0 to 65535	---	1	F300	0
72C3	Breaker x Arcing Amp Delay	0 to 65.535	s	0.001	F001	0
72C4	Breaker x Arcing Amp Limit	0 to 50000	kA2-cyc	1	F001	1000
72C5	Breaker x Arcing Amp Block	0 to 65535	---	1	F300	0
72C6	Breaker x Arcing Amp Target	0 to 2	---	1	F109	0 (Self-reset)
72C7	Breaker x Arcing Amp Events	0 to 1	---	1	F102	0 (Disabled)
72C8	...Repeated for module number 2					
DCMA Inputs (Read/Write Setting) (24 modules)						
7300	DCMA Inputs x Function	0 to 1	---	1	F102	0 (Disabled)
7301	DCMA Inputs x ID	---	---	---	F205	“DCMA Ip 1 “
7307	DCMA Inputs x Reserved 1 (4 items)	0 to 65535	---	1	F001	0
730B	DCMA Inputs x Units	---	---	---	F206	“mA”
730E	DCMA Inputs x Range	0 to 6	---	1	F173	6 (4 to 20 mA)
730F	DCMA Inputs x Minimum Value	-9999.999 to 9999.999	---	0.001	F004	4000
7311	DCMA Inputs x Maximum Value	-9999.999 to 9999.999	---	0.001	F004	20000
7313	DCMA Inputs x Reserved (5 items)	0 to 65535	---	1	F001	0
7318	...Repeated for module number 2					
7330	...Repeated for module number 3					
7348	...Repeated for module number 4					
7360	...Repeated for module number 5					
7378	...Repeated for module number 6					
7390	...Repeated for module number 7					
73A8	...Repeated for module number 8					
73C0	...Repeated for module number 9					
73D8	...Repeated for module number 10					
73F0	...Repeated for module number 11					
7408	...Repeated for module number 12					
7420	...Repeated for module number 13					
7438	...Repeated for module number 14					
7450	...Repeated for module number 15					
7468	...Repeated for module number 16					
7480	...Repeated for module number 17					
7498	...Repeated for module number 18					
74B0	...Repeated for module number 19					
74C8	...Repeated for module number 20					
74E0	...Repeated for module number 21					
74F8	...Repeated for module number 22					
7510	...Repeated for module number 23					
7528	...Repeated for module number 24					
RTD Inputs (Read/Write Setting) (48 modules)						
7540	RTD Inputs x Function	0 to 1	---	1	F102	0 (Disabled)
7541	RTD Inputs x ID	---	---	---	F205	“RTD Ip 1 “
7547	RTD Inputs x Reserved 1 (4 items)	0 to 65535	---	1	F001	0
754B	RTD Inputs x Type	0 to 3	---	1	F174	0 (100 Ω Platinum)
754C	RTD Inputs x Reserved 2 (4 items)	0 to 65535	---	1	F001	0
7550	...Repeated for module number 2					
7560	...Repeated for module number 3					

Table B–9: MODBUS MEMORY MAP (Sheet 25 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
7570	...Repeated for module number 4					
7580	...Repeated for module number 5					
7590	...Repeated for module number 6					
75A0	...Repeated for module number 7					
75B0	...Repeated for module number 8					
75C0	...Repeated for module number 9					
75D0	...Repeated for module number 10					
75E0	...Repeated for module number 11					
75F0	...Repeated for module number 12					
7600	...Repeated for module number 13					
7610	...Repeated for module number 14					
7620	...Repeated for module number 15					
7630	...Repeated for module number 16					
7640	...Repeated for module number 17					
7650	...Repeated for module number 18					
7660	...Repeated for module number 19					
7670	...Repeated for module number 20					
7680	...Repeated for module number 21					
7690	...Repeated for module number 22					
76A0	...Repeated for module number 23					
76B0	...Repeated for module number 24					
76C0	...Repeated for module number 25					
76D0	...Repeated for module number 26					
76E0	...Repeated for module number 27					
76F0	...Repeated for module number 28					
7700	...Repeated for module number 29					
7710	...Repeated for module number 30					
7720	...Repeated for module number 31					
7730	...Repeated for module number 32					
7740	...Repeated for module number 33					
7750	...Repeated for module number 34					
7760	...Repeated for module number 35					
7770	...Repeated for module number 36					
7780	...Repeated for module number 37					
7790	...Repeated for module number 38					
77A0	...Repeated for module number 39					
77B0	...Repeated for module number 40					
77C0	...Repeated for module number 41					
77D0	...Repeated for module number 42					
77E0	...Repeated for module number 43					
77F0	...Repeated for module number 44					
7800	...Repeated for module number 45					
7810	...Repeated for module number 46					
7820	...Repeated for module number 47					
7830	...Repeated for module number 48					
Ohm Inputs (Read/Write Setting) (2 modules)						
7840	Ohm Inputs x Function	0 to 1	---	1	F102	0 (Disabled)
7841	Ohm Inputs x ID	---	---	---	F205	“Ohm Ip 1 “
7847	Ohm Inputs x Reserved (9 items)	0 to 65535	---	1	F001	0
7850	...Repeated for module number 2					
Backup Phase Distance (Read/Write Grouped Setting)						
7A20	Phase Distance Z2 Function	0 to 1	---	1	F102	0 (Disabled)
7A21	Phase Distance Z2 Current Supervision	0.05 to 30	pu	0.001	F001	200
7A22	Phase Distance Z2 Reach	0.02 to 250	ohms	0.01	F001	200

Table B–9: MODBUS MEMORY MAP (Sheet 26 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
7A23	Phase Distance Z2 Direction	0 to 1	---	1	F154	0 (Forward)
7A24	Phase Distance Z2 Comparator Limit	30 to 90	°	1	F001	90
7A25	Phase Distance Z2 Delay	0 to 65.535	s	0.001	F001	0
7A26	Phase Distance Z2 Block	0 to 65535	---	1	F300	0
7A27	Phase Distance Z2 Target	0 to 2	---	1	F109	0 (Self-reset)
7A28	Phase Distance Z2 Events	0 to 1	---	1	F102	0 (Disabled)
7A29	Phase Distance Z2 Shape	0 to 1	---	1	F120	0 (Mho)
7A2A	Phase Distance Z2 RCA	30 to 90	°	1	F001	85
7A2B	Phase Distance Z2 DIR RCA	30 to 90	°	1	F001	85
7A2C	Phase Distance Z2 DIR Comp Limit	30 to 90	°	1	F001	90
7A2D	Phase Distance Z2 Quad Right Blinder	0.02 to 500	ohms	0.01	F001	1000
7A2E	Phase Distance Z2 Quad Right Blinder RCA	60 to 90	°	1	F001	85
7A2F	Phase Distance Z2 Quad Left Blinder	0.02 to 500	ohms	0.01	F001	1000
7A30	Phase Distance Z2 Quad Left Blinder RCA	60 to 90	°	1	F001	85
7A31	Phase Distance Z2 Volt Limit	0 to 5	pu	0.001	F001	0
7A32	Phase Distance Z2 Transformer Voltage Connection	0 to 12	---	1	F153	0 (None)
7A33	Phase Distance Z2 Transformer Current Connection	0 to 12	---	1	F153	0 (None)
Backup Ground Distance (Read/Write Grouped Setting)						
7A40	Ground Distance Z2 Function	0 to 1	---	1	F102	0 (Disabled)
7A41	Ground Distance Z2 Current Supervision	0.05 to 30	pu	0.001	F001	200
7A42	Ground Distance Z2 Reach	0.02 to 250	ohms	0.01	F001	200
7A43	Ground Distance Z2 Direction	0 to 1	---	1	F154	0 (Forward)
7A44	Ground Distance Z2 Comp Limit	30 to 90	°	1	F001	90
7A45	Ground Distance Z2 Delay	0 to 65.535	s	0.001	F001	0
7A46	Ground Distance Z2 Block	0 to 65535	---	1	F300	0
7A47	Ground Distance Z2 Target	0 to 2	---	1	F109	0 (Self-reset)
7A48	Ground Distance Z2 Events	0 to 1	---	1	F102	0 (Disabled)
7A49	Ground Distance Z2 Shape	0 to 1	---	1	F120	0 (Mho)
7A4A	Ground Distance Z2 Z0/Z1 Mag	0.5 to 7	---	0.01	F001	270
7A4B	Ground Distance Z2 Z0/Z1 Ang	-90 to 90	°	1	F002	0
7A4C	Ground Distance Z2 RCA	30 to 90	°	1	F001	85
7A4D	Ground Distance Z2 DIR RCA	30 to 90	°	1	F001	85
7A4E	Ground Distance Z2 DIR Comp Limit	30 to 90	°	1	F001	90
7A4F	Ground Distance Z2 Quad Right Blinder	0.02 to 500	ohms	0.01	F001	1000
7A50	Ground Distance Z2 Quad Right Blinder RCA	60 to 90	°	1	F001	85
7A51	Ground Distance Z2 Quad Left Blinder	0.02 to 500	ohms	0.01	F001	1000
7A52	Ground Distance Z2 Quad Left Blinder RCA	60 to 90	°	1	F001	85
7A53	Ground Distance Z2 Z0M Z1 Mag	0 to 7	---	0.01	F001	0
7A54	Ground Distance Z2 Z0M Z1 Ang	-90 to 90	°	1	F002	0
7A55	Ground Distance Z2 Volt Level	0 to 5	pu	0.001	F001	0
Neutral Overvoltage (Read/Write Grouped Setting) (3 modules)						
7F00	Neutral Overvoltage 1 Function	0 to 1	---	1	F102	0 (Disabled)
7F01	Neutral Overvoltage 1 Signal Source	0 to 5	---	1	F167	0 (SRC 1)
7F02	Neutral Overvoltage 1 Pickup	0 to 1.25	pu	0.001	F001	300
7F03	Neutral Overvoltage 1 Pickup Delay	0 to 600	s	0.01	F001	100
7F04	Neutral Overvoltage 1 Reset Delay	0 to 600	s	0.01	F001	100
7F05	Neutral Overvoltage 1 Block	0 to 65535	---	1	F300	0
7F06	Neutral Overvoltage 1 Target	0 to 2	---	1	F109	0 (Self-reset)
7F07	Neutral Overvoltage 1 Events	0 to 1	---	1	F102	0 (Disabled)
7F08	Neutral Overvoltage 1 Reserved (8 items)	0 to 65535	---	1	F001	0
7F10	...Repeated for module number 2					
7F20	...Repeated for module number 3					
Auxiliary Overvoltage (Read/Write Grouped Setting) (3 modules)						
7F30	Auxiliary Overvoltage 1 Function	0 to 1	---	1	F102	0 (Disabled)

Table B–9: MODBUS MEMORY MAP (Sheet 27 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
7F31	Auxiliary Overvoltage 1 Signal Source	0 to 5	---	1	F167	0 (SRC 1)
7F32	Auxiliary Overvoltage 1 Pickup	0 to 3	pu	0.001	F001	300
7F33	Auxiliary Overvoltage 1 Pickup Delay	0 to 600	s	0.01	F001	100
7F34	Auxiliary Overvoltage 1 Reset Delay	0 to 600	s	0.01	F001	100
7F35	Auxiliary Overvoltage 1 Block	0 to 65535	---	1	F300	0
7F36	Auxiliary Overvoltage 1 Target	0 to 2	---	1	F109	0 (Self-reset)
7F37	Auxiliary Overvoltage 1 Events	0 to 1	---	1	F102	0 (Disabled)
7F38	Auxiliary Overvoltage 1 Reserved (8 items)	0 to 65535	---	1	F001	0
7F40	...Repeated for module number 2					
7F50	...Repeated for module number 3					
Auxiliary Undervoltage (Read/Write Grouped Setting) (3 modules)						
7F60	Auxiliary UV 1 Function	0 to 1	---	1	F102	0 (Disabled)
7F61	Auxiliary UV 1 Signal Source	0 to 5	---	1	F167	0 (SRC 1)
7F62	Auxiliary UV 1 Pickup	0 to 3	pu	0.001	F001	700
7F63	Auxiliary UV 1 Delay	0 to 600	s	0.01	F001	100
7F64	Auxiliary UV 1 Curve	0 to 1	---	1	F111	0 (Definite Time)
7F65	Auxiliary UV 1 Minimum Voltage	0 to 3	pu	0.001	F001	100
7F66	Auxiliary UV 1 Block	0 to 65535	---	1	F300	0
7F67	Auxiliary UV 1 Target	0 to 2	---	1	F109	0 (Self-reset)
7F68	Auxiliary UV 1 Events	0 to 1	---	1	F102	0 (Disabled)
7F69	Auxiliary UV 1 Reserved (7 items)	0 to 65535	---	1	F001	0
7F70	...Repeated for module number 2					
7F80	...Repeated for module number 3					
Frequency (Read Only)						
8000	Tracking Frequency	2 to 90	Hz	0.01	F001	0
FlexState Settings (Read/Write Setting)						
8800	FlexState Parameters (256 items)	---	---	---	F300	0
FlexElement (Read/Write Setting) (16 modules)						
9000	FlexElement 1 Function	0 to 1	---	1	F102	0 (Disabled)
9001	FlexElement 1 Name	---	---	---	F206	"FxE 1 "
9004	FlexElement 1 InputP	0 to 65535	---	1	F600	0
9005	FlexElement 1 InputM	0 to 65535	---	1	F600	0
9006	FlexElement 1 Compare	0 to 1	---	1	F516	0 (LEVEL)
9007	FlexElement 1 Input	0 to 1	---	1	F515	0 (SIGNED)
9008	FlexElement 1 Direction	0 to 1	---	1	F517	0 (OVER)
9009	FlexElement 1 Hysteresis	0.1 to 50	%	0.1	F001	30
900A	FlexElement 1 Pickup	-90 to 90	pu	0.001	F004	1000
900C	FlexElement 1 DeltaT Units	0 to 2	---	1	F518	0 (Milliseconds)
900D	FlexElement 1 DeltaT	20 to 86400	---	1	F003	20
900F	FlexElement 1 Pickup Delay	0 to 65.535	s	0.001	F001	0
9010	FlexElement 1 Reset Delay	0 to 65.535	s	0.001	F001	0
9011	FlexElement 1 Block	0 to 65535	---	1	F300	0
9012	FlexElement 1 Target	0 to 2	---	1	F109	0 (Self-reset)
9013	FlexElement 1 Events	0 to 1	---	1	F102	0 (Disabled)
9014	...Repeated for module number 2					
9028	...Repeated for module number 3					
903C	...Repeated for module number 4					
9050	...Repeated for module number 5					
9064	...Repeated for module number 6					
9078	...Repeated for module number 7					
908C	...Repeated for module number 8					
90A0	...Repeated for module number 9					
90B4	...Repeated for module number 10					
90C8	...Repeated for module number 11					

Table B–9: MODBUS MEMORY MAP (Sheet 28 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
90DC	...Repeated for module number 12					
90F0	...Repeated for module number 13					
9104	...Repeated for module number 14					
9118	...Repeated for module number 15					
912C	...Repeated for module number 16					
FlexElement Actuals (Read Only) (16 modules)						
9A01	FlexElement 1 Actual	-2147483.647 to 2147483.647	---	0.001	F004	0
9A03	...Repeated for module number 2					
9A05	...Repeated for module number 3					
9A07	...Repeated for module number 4					
9A09	...Repeated for module number 5					
9A0B	...Repeated for module number 6					
9A0D	...Repeated for module number 7					
9A0F	...Repeated for module number 8					
9A11	...Repeated for module number 9					
9A13	...Repeated for module number 10					
9A15	...Repeated for module number 11					
9A17	...Repeated for module number 12					
9A19	...Repeated for module number 13					
9A1B	...Repeated for module number 14					
9A1D	...Repeated for module number 15					
9A1F	...Repeated for module number 16					
Setting Groups (Read/Write Setting)						
A000	Setting Group for Modbus Comms (0 means group 1)	0 to 5	---	1	F001	0
A001	Setting Groups Block	0 to 65535	---	1	F300	0
A002	FlexLogic Operands to Activate Groups 2 to 8 (5 items)	0 to 65535	---	1	F300	0
A009	Setting Group Function	0 to 1	---	1	F102	0 (Disabled)
A00A	Setting Group Events	0 to 1	---	1	F102	0 (Disabled)
Setting Groups (Read Only)						
A00B	Current Setting Group	0 to 5	---	1	F001	0
VT Fuse Failure (Read/Write Setting) (6 modules)						
A040	VT Fuse Failure Function	0 to 1	---	1	F102	0 (Disabled)
A041	...Repeated for module number 2					
A042	...Repeated for module number 3					
A043	...Repeated for module number 4					
A044	...Repeated for module number 5					
A045	...Repeated for module number 6					
Pilot POTT (Read/Write Setting)						
A070	POTT Scheme Function	0 to 1	---	1	F102	0 (Disabled)
A071	POTT Permissive Echo	0 to 1	---	1	F102	0 (Disabled)
A072	POTT Rx Pickup Delay	0 to 65.535	s	0.001	F001	0
A073	POTT Transient Block Pickup Delay	0 to 65.535	s	0.001	F001	20
A074	POTT Transient Block Reset Delay	0 to 65.535	s	0.001	F001	90
A075	POTT Echo Duration	0 to 65.535	s	0.001	F001	100
A076	POTT Line End Open Pickup Delay	0 to 65.535	s	0.001	F001	50
A077	POTT Seal In Delay	0 to 65.535	s	0.001	F001	400
A078	POTT Ground Direction OC Forward	0 to 65535	---	1	F300	0
A079	POTT Rx	0 to 65535	---	1	F300	0
A07A	POTT Echo Lockout	0 to 65.535	s	0.001	F001	250
Selector Switch Actuals (Read Only)						
A400	Selector 1 Position	1 to 7	---	1	F001	0
A401	Selector 2 Position	1 to 7	---	1	F001	1

Table B–9: MODBUS MEMORY MAP (Sheet 29 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
Selector Switch (Read/Write Grouped Setting) (2 modules)						
A410	Selector 1 Function	0 to 1	---	1	F102	0 (Disabled)
A411	Selector 1 Range	1 to 7	---	1	F001	7
A412	Selector 1 Timeout	3 to 60	s	0.1	F001	50
A413	Selector 1 Step Up	0 to 65535	---	1	F300	0
A414	Selector 1 Step Mode	0 to 1	---	1	F083	0 (Time-out)
A415	Selector 1 Ack	0 to 65535	---	1	F300	0
A416	Selector 1 Bit0	0 to 65535	---	1	F300	0
A417	Selector 1 Bit1	0 to 65535	---	1	F300	0
A418	Selector 1 Bit2	0 to 65535	---	1	F300	0
A419	Selector 1 Bit Mode	0 to 1	---	1	F083	0 (Time-out)
A41A	Selector 1 Bit Ack	0 to 65535	---	1	F300	0
A41B	Selector 1 Power Up Mode	0 to 2	---	1	F084	0 (Restore)
A41C	Selector 1 Target	0 to 2	---	1	F109	0 (Self-reset)
A41D	Selector 1 Events	0 to 1	---	1	F102	0 (Disabled)
A41E	Selector 1 Reserved (10 items)	---	---	---	---	---
A428	...Repeated for module number 2					
Flexcurve C (Read/Write Setting)						
AC00	FlexCurve C (120 items)	0 to 65535	ms	1	F011	0
Flexcurve D (Read/Write Setting)						
AC78	FlexCurve D (120 items)	0 to 65535	ms	1	F011	0
Non Volatile Latches (Read/Write Setting) (16 modules)						
AD00	Latch 1 Function	0 to 1	---	1	F102	0 (Disabled)
AD01	Latch 1 Type	0 to 1	---	1	F519	0 (Reset Dominant)
AD02	Latch 1 Set	0 to 65535	---	1	F300	0
AD03	Latch 1 Reset	0 to 65535	---	1	F300	0
AD04	Latch 1 Target	0 to 2	---	1	F109	0 (Self-reset)
AD05	Latch 1 Events	0 to 1	---	1	F102	0 (Disabled)
AD06	Latch 1 Reserved (4 items)	---	---	---	F001	0
AD0A	...Repeated for module number 2					
AD14	...Repeated for module number 3					
AD1E	...Repeated for module number 4					
AD28	...Repeated for module number 5					
AD32	...Repeated for module number 6					
AD3C	...Repeated for module number 7					
AD46	...Repeated for module number 8					
AD50	...Repeated for module number 9					
AD5A	...Repeated for module number 10					
AD64	...Repeated for module number 11					
AD6E	...Repeated for module number 12					
AD78	...Repeated for module number 13					
AD82	...Repeated for module number 14					
AD8C	...Repeated for module number 15					
AD96	...Repeated for module number 16					
Digital Elements (Read/Write Setting) (16 modules)						
B000	Digital Element 1 Function	0 to 1	---	1	F102	0 (Disabled)
B001	Digital Element 1 Name	---	---	---	F203	“Dig Element 1 “
B015	Digital Element 1 Input	0 to 65535	---	1	F300	0
B016	Digital Element 1 Pickup Delay	0 to 999999.999	s	0.001	F003	0
B018	Digital Element 1 Reset Delay	0 to 999999.999	s	0.001	F003	0
B01A	Digital Element 1 Block	0 to 65535	---	1	F300	0
B01B	Digital Element 1 Target	0 to 2	---	1	F109	0 (Self-reset)
B01C	Digital Element 1 Events	0 to 1	---	1	F102	0 (Disabled)
B01D	Digital Element 1 Reserved (3 items)	---	---	---	F001	0

Table B–9: MODBUS MEMORY MAP (Sheet 30 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
B020	...Repeated for module number 2					
B040	...Repeated for module number 3					
B060	...Repeated for module number 4					
B080	...Repeated for module number 5					
B0A0	...Repeated for module number 6					
B0C0	...Repeated for module number 7					
B0E0	...Repeated for module number 8					
B100	...Repeated for module number 9					
B120	...Repeated for module number 10					
B140	...Repeated for module number 11					
B160	...Repeated for module number 12					
B180	...Repeated for module number 13					
B1A0	...Repeated for module number 14					
B1C0	...Repeated for module number 15					
B1E0	...Repeated for module number 16					
Digital Counter (Read/Write Setting) (8 modules)						
B300	Digital Counter 1 Function	0 to 1	---	1	F102	0 (Disabled)
B301	Digital Counter 1 Name	---	---	---	F205	“Counter 1 “
B307	Digital Counter 1 Units	---	---	---	F206	(none)
B30A	Digital Counter 1 Block	0 to 65535	---	1	F300	0
B30B	Digital Counter 1 Up	0 to 65535	---	1	F300	0
B30C	Digital Counter 1 Down	0 to 65535	---	1	F300	0
B30D	Digital Counter 1 Preset	-2147483647 to 2147483647	---	1	F004	0
B30F	Digital Counter 1 Compare	-2147483647 to 2147483647	---	1	F004	0
B311	Digital Counter 1 Reset	0 to 65535	---	1	F300	0
B312	Digital Counter 1 Freeze/Reset	0 to 65535	---	1	F300	0
B313	Digital Counter 1 Freeze/Count	0 to 65535	---	1	F300	0
B314	Digital Counter 1 Set To Preset	0 to 65535	---	1	F300	0
B315	Digital Counter 1 Reserved (11 items)	---	---	---	F001	0
B320	...Repeated for module number 2					
B340	...Repeated for module number 3					
B360	...Repeated for module number 4					
B380	...Repeated for module number 5					
B3A0	...Repeated for module number 6					
B3C0	...Repeated for module number 7					
B3E0	...Repeated for module number 8					
Contact Inputs (Read/Write Setting) (96 modules)						
C000	Contact Input x Name	---	---	---	F205	“Cont Ip 1 “
C006	Contact Input x Events	0 to 1	---	1	F102	0 (Disabled)
C007	Contact Input x Debounce Time	0 to 16	ms	0.5	F001	20
C008	...Repeated for module number 2					
C010	...Repeated for module number 3					
C018	...Repeated for module number 4					
C020	...Repeated for module number 5					
C028	...Repeated for module number 6					
C030	...Repeated for module number 7					
C038	...Repeated for module number 8					
C040	...Repeated for module number 9					
C048	...Repeated for module number 10					
C050	...Repeated for module number 11					
C058	...Repeated for module number 12					
C060	...Repeated for module number 13					
C068	...Repeated for module number 14					

Table B–9: MODBUS MEMORY MAP (Sheet 31 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
C070	...Repeated for module number 15					
C078	...Repeated for module number 16					
C080	...Repeated for module number 17					
C088	...Repeated for module number 18					
C090	...Repeated for module number 19					
C098	...Repeated for module number 20					
C0A0	...Repeated for module number 21					
C0A8	...Repeated for module number 22					
C0B0	...Repeated for module number 23					
C0B8	...Repeated for module number 24					
C0C0	...Repeated for module number 25					
C0C8	...Repeated for module number 26					
C0D0	...Repeated for module number 27					
C0D8	...Repeated for module number 28					
C0E0	...Repeated for module number 29					
C0E8	...Repeated for module number 30					
C0F0	...Repeated for module number 31					
C0F8	...Repeated for module number 32					
C100	...Repeated for module number 33					
C108	...Repeated for module number 34					
C110	...Repeated for module number 35					
C118	...Repeated for module number 36					
C120	...Repeated for module number 37					
C128	...Repeated for module number 38					
C130	...Repeated for module number 39					
C138	...Repeated for module number 40					
C140	...Repeated for module number 41					
C148	...Repeated for module number 42					
C150	...Repeated for module number 43					
C158	...Repeated for module number 44					
C160	...Repeated for module number 45					
C168	...Repeated for module number 46					
C170	...Repeated for module number 47					
C178	...Repeated for module number 48					
C180	...Repeated for module number 49					
C188	...Repeated for module number 50					
C190	...Repeated for module number 51					
C198	...Repeated for module number 52					
C1A0	...Repeated for module number 53					
C1A8	...Repeated for module number 54					
C1B0	...Repeated for module number 55					
C1B8	...Repeated for module number 56					
C1C0	...Repeated for module number 57					
C1C8	...Repeated for module number 58					
C1D0	...Repeated for module number 59					
C1D8	...Repeated for module number 60					
C1E0	...Repeated for module number 61					
C1E8	...Repeated for module number 62					
C1F0	...Repeated for module number 63					
C1F8	...Repeated for module number 64					
C200	...Repeated for module number 65					
C208	...Repeated for module number 66					
C210	...Repeated for module number 67					
C218	...Repeated for module number 68					

Table B–9: MODBUS MEMORY MAP (Sheet 32 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
C220	...Repeated for module number 69					
C228	...Repeated for module number 70					
C230	...Repeated for module number 71					
C238	...Repeated for module number 72					
C240	...Repeated for module number 73					
C248	...Repeated for module number 74					
C250	...Repeated for module number 75					
C258	...Repeated for module number 76					
C260	...Repeated for module number 77					
C268	...Repeated for module number 78					
C270	...Repeated for module number 79					
C278	...Repeated for module number 80					
C280	...Repeated for module number 81					
C288	...Repeated for module number 82					
C290	...Repeated for module number 83					
C298	...Repeated for module number 84					
C2A0	...Repeated for module number 85					
C2A8	...Repeated for module number 86					
C2B0	...Repeated for module number 87					
C2B8	...Repeated for module number 88					
C2C0	...Repeated for module number 89					
C2C8	...Repeated for module number 90					
C2D0	...Repeated for module number 91					
C2D8	...Repeated for module number 92					
C2E0	...Repeated for module number 93					
C2E8	...Repeated for module number 94					
C2F0	...Repeated for module number 95					
C2F8	...Repeated for module number 96					
Contact Input Thresholds (Read/Write Setting)						
C600	Contact Input x Threshold (24 items)	0 to 3	---	1	F128	1 (33 Vdc)
Virtual Inputs Global Settings (Read/Write Setting)						
C680	Virtual Inputs SBO Timeout	1 to 60	s	1	F001	30
Virtual Inputs (Read/Write Setting) (32 modules)						
C690	Virtual Input x Function	0 to 1	---	1	F102	0 (Disabled)
C691	Virtual Input x Name	---	---	---	F205	“Virt Ip 1 “
C69B	Virtual Input x Programmed Type	0 to 1	---	1	F127	0 (Latched)
C69C	Virtual Input x Events	0 to 1	---	1	F102	0 (Disabled)
C69D	Virtual Input x UCA SBOClass	1 to 2	---	1	F001	1
C69E	Virtual Input x UCA SBOEna	0 to 1	---	1	F102	0 (Disabled)
C69F	Virtual Input x Reserved	---	---	---	F001	0
C6A0	...Repeated for module number 2					
C6B0	...Repeated for module number 3					
C6C0	...Repeated for module number 4					
C6D0	...Repeated for module number 5					
C6E0	...Repeated for module number 6					
C6F0	...Repeated for module number 7					
C700	...Repeated for module number 8					
C710	...Repeated for module number 9					
C720	...Repeated for module number 10					
C730	...Repeated for module number 11					
C740	...Repeated for module number 12					
C750	...Repeated for module number 13					
C760	...Repeated for module number 14					
C770	...Repeated for module number 15					

Table B–9: MODBUS MEMORY MAP (Sheet 33 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
C780	...Repeated for module number 16					
C790	...Repeated for module number 17					
C7A0	...Repeated for module number 18					
C7B0	...Repeated for module number 19					
C7C0	...Repeated for module number 20					
C7D0	...Repeated for module number 21					
C7E0	...Repeated for module number 22					
C7F0	...Repeated for module number 23					
C800	...Repeated for module number 24					
C810	...Repeated for module number 25					
C820	...Repeated for module number 26					
C830	...Repeated for module number 27					
C840	...Repeated for module number 28					
C850	...Repeated for module number 29					
C860	...Repeated for module number 30					
C870	...Repeated for module number 31					
C880	...Repeated for module number 32					
Virtual Outputs (Read/Write Setting) (64 modules)						
CC90	Virtual Output x Name	---	---	---	F205	“Virt Op 1 “
CC9A	Virtual Output x Events	0 to 1	---	1	F102	0 (Disabled)
CC9B	Virtual Output x Reserved (5 items)	---	---	---	F001	0
CCA0	...Repeated for module number 2					
CCB0	...Repeated for module number 3					
CCC0	...Repeated for module number 4					
CCD0	...Repeated for module number 5					
CCE0	...Repeated for module number 6					
CCF0	...Repeated for module number 7					
CD00	...Repeated for module number 8					
CD10	...Repeated for module number 9					
CD20	...Repeated for module number 10					
CD30	...Repeated for module number 11					
CD40	...Repeated for module number 12					
CD50	...Repeated for module number 13					
CD60	...Repeated for module number 14					
CD70	...Repeated for module number 15					
CD80	...Repeated for module number 16					
CD90	...Repeated for module number 17					
CDA0	...Repeated for module number 18					
CDB0	...Repeated for module number 19					
CDC0	...Repeated for module number 20					
CDD0	...Repeated for module number 21					
CDE0	...Repeated for module number 22					
CDF0	...Repeated for module number 23					
CE00	...Repeated for module number 24					
CE10	...Repeated for module number 25					
CE20	...Repeated for module number 26					
CE30	...Repeated for module number 27					
CE40	...Repeated for module number 28					
CE50	...Repeated for module number 29					
CE60	...Repeated for module number 30					
CE70	...Repeated for module number 31					
CE80	...Repeated for module number 32					
CE90	...Repeated for module number 33					
CEA0	...Repeated for module number 34					

Table B–9: MODBUS MEMORY MAP (Sheet 34 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
CEB0	...Repeated for module number 35					
CEC0	...Repeated for module number 36					
CED0	...Repeated for module number 37					
CEE0	...Repeated for module number 38					
CEF0	...Repeated for module number 39					
CF00	...Repeated for module number 40					
CF10	...Repeated for module number 41					
CF20	...Repeated for module number 42					
CF30	...Repeated for module number 43					
CF40	...Repeated for module number 44					
CF50	...Repeated for module number 45					
CF60	...Repeated for module number 46					
CF70	...Repeated for module number 47					
CF80	...Repeated for module number 48					
CF90	...Repeated for module number 49					
CFA0	...Repeated for module number 50					
CFB0	...Repeated for module number 51					
CFC0	...Repeated for module number 52					
CFD0	...Repeated for module number 53					
CFE0	...Repeated for module number 54					
CFF0	...Repeated for module number 55					
D000	...Repeated for module number 56					
D010	...Repeated for module number 57					
D020	...Repeated for module number 58					
D030	...Repeated for module number 59					
D040	...Repeated for module number 60					
D050	...Repeated for module number 61					
D060	...Repeated for module number 62					
D070	...Repeated for module number 63					
D080	...Repeated for module number 64					
Mandatory						
D280	Test Mode Function (Read/Write Setting)	0 to 1	---	1	F102	0 (Disabled)
D281	Force VFD and LED (Read/Write)	0 to 1	---	1	F126	0 (No)
D282	Test Mode Initiate (Read/Write Setting)	0 to 65535	---	1	F300	1
D283	Clear All Relay Records Command (R/W Command)	0 to 1	---	1	F126	0 (No)
Contact Outputs (Read/Write Setting) (64 modules)						
D290	Contact Output x Name	---	---	---	F205	“Cont Op 1 “
D29A	Contact Output x Operation	0 to 65535	---	1	F300	0
D29B	Contact Output x Seal In	0 to 65535	---	1	F300	0
D29C	Latching Output x Reset	0 to 65535	---	1	F300	0
D29D	Contact Output x Events	0 to 1	---	1	F102	1 (Enabled)
D29E	Latching Output x Type	0 to 1	---	1	F090	0 (Operate-dominant)
D29F	Reserved	---	---	---	F001	0
D2A0	...Repeated for module number 2					
D2B0	...Repeated for module number 3					
D2C0	...Repeated for module number 4					
D2D0	...Repeated for module number 5					
D2E0	...Repeated for module number 6					
D2F0	...Repeated for module number 7					
D300	...Repeated for module number 8					
D310	...Repeated for module number 9					
D320	...Repeated for module number 10					
D330	...Repeated for module number 11					
D340	...Repeated for module number 12					

Table B–9: MODBUS MEMORY MAP (Sheet 35 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
D350	...Repeated for module number 13					
D360	...Repeated for module number 14					
D370	...Repeated for module number 15					
D380	...Repeated for module number 16					
D390	...Repeated for module number 17					
D3A0	...Repeated for module number 18					
D3B0	...Repeated for module number 19					
D3C0	...Repeated for module number 20					
D3D0	...Repeated for module number 21					
D3E0	...Repeated for module number 22					
D3F0	...Repeated for module number 23					
D400	...Repeated for module number 24					
D410	...Repeated for module number 25					
D420	...Repeated for module number 26					
D430	...Repeated for module number 27					
D440	...Repeated for module number 28					
D450	...Repeated for module number 29					
D460	...Repeated for module number 30					
D470	...Repeated for module number 31					
D480	...Repeated for module number 32					
D490	...Repeated for module number 33					
D4A0	...Repeated for module number 34					
D4B0	...Repeated for module number 35					
D4C0	...Repeated for module number 36					
D4D0	...Repeated for module number 37					
D4E0	...Repeated for module number 38					
D4F0	...Repeated for module number 39					
D500	...Repeated for module number 40					
D510	...Repeated for module number 41					
D520	...Repeated for module number 42					
D530	...Repeated for module number 43					
D540	...Repeated for module number 44					
D550	...Repeated for module number 45					
D560	...Repeated for module number 46					
D570	...Repeated for module number 47					
D580	...Repeated for module number 48					
D590	...Repeated for module number 49					
D5A0	...Repeated for module number 50					
D5B0	...Repeated for module number 51					
D5C0	...Repeated for module number 52					
D5D0	...Repeated for module number 53					
D5E0	...Repeated for module number 54					
D5F0	...Repeated for module number 55					
D600	...Repeated for module number 56					
D610	...Repeated for module number 57					
D620	...Repeated for module number 58					
D630	...Repeated for module number 59					
D640	...Repeated for module number 60					
D650	...Repeated for module number 61					
D660	...Repeated for module number 62					
D670	...Repeated for module number 63					
D680	...Repeated for module number 64					
Reset (Read/Write Setting)						
D800	FlexLogic operand which initiates a reset	0 to 65535	---	1	F300	0

Table B–9: MODBUS MEMORY MAP (Sheet 36 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
Control Pushbuttons (Read/Write Setting) (3 modules)						
D810	Control Pushbutton 1 Function	0 to 1	---	1	F102	0 (Disabled)
D811	Control Pushbutton 1 Events	0 to 1	---	1	F102	0 (Disabled)
D812	...Repeated for module number 2					
D814	...Repeated for module number 3					
D816	...Repeated for module number 4					
D818	...Repeated for module number 5					
D81A	...Repeated for module number 6					
D81C	...Repeated for module number 7					
Clear Relay Records (Read/Write Setting)						
D820	Clear Fault Reports Operand	0 to 65535	---	1	F300	0
D822	Clear Event Records Operand	0 to 65535	---	1	F300	0
D823	Clear Oscillography Operand	0 to 65535	---	1	F300	0
D824	Clear Data Logger Operand	0 to 65535	---	1	F300	0
D825	Clear Breaker Arcing Amps 1 Operand	0 to 65535	---	1	F300	0
D826	Clear Breaker Arcing Amps 2 Operand	0 to 65535	---	1	F300	0
D827	Clear Demand Operand	0 to 65535	---	1	F300	0
D828	Clear Channel Status Operand	0 to 65535	---	1	F300	0
D829	Clear Energy Operand	0 to 65535	---	1	F300	0
D82B	Clear Unauthorized Access Operand	0 to 65535	---	1	F300	0
D82E	Clear Relay Records Reserved					
Force Contact Inputs (Read/Write Setting)						
D8B0	Force Contact Input x State (96 items)	0 to 2	---	1	F144	0 (Disabled)
Force Contact Outputs (Read/Write Setting)						
D910	Force Contact Output x State (64 items)	0 to 3	---	1	F131	0 (Disabled)
L90 Channel Tests (Read/Write)						
DA00	Local Loopback Function	0 to 1	---	1	F126	0 (No)
DA01	Local Loopback Channel	1 to 2	---	1	F001	1
DA03	Remote Loopback Function	0 to 1	---	1	F126	0 (No)
DA04	Remote Loopback Channel	1 to 2	---	1	F001	1
DA05	Remote Diagnostic Transmit	0 to 2	---	1	F223	0 (No Test)
Direct I/O Settings (Read/Write Setting)						
DB00	Direct Input Default States (8 items)	0 to 1	---	1	F108	0 (Off)
DB08	Direct Input Default States (8 items)	0 to 1	---	1	F108	0 (Off)
DB10	Direct Output x 1 Operand (8 items)	0 to 65535	---	1	F300	0
DB18	Direct Output x 2 Operand (8 items)	0 to 65535	---	1	F300	0
Remote Devices (Read/Write Setting) (16 modules)						
E000	Remote Device 1 ID	---	---	---	F202	“Remote Device 1 “
E00A	...Repeated for module number 2					
E014	...Repeated for module number 3					
E01E	...Repeated for module number 4					
E028	...Repeated for module number 5					
E032	...Repeated for module number 6					
E03C	...Repeated for module number 7					
E046	...Repeated for module number 8					
E050	...Repeated for module number 9					
E05A	...Repeated for module number 10					
E064	...Repeated for module number 11					
E06E	...Repeated for module number 12					
E078	...Repeated for module number 13					
E082	...Repeated for module number 14					
E08C	...Repeated for module number 15					
E096	...Repeated for module number 16					

Table B–9: MODBUS MEMORY MAP (Sheet 37 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
Remote Inputs (Read/Write Setting) (32 modules)						
E100	Remote Input x Device	1 to 16	---	1	F001	1
E101	Remote Input x Bit Pair	0 to 64	---	1	F156	0 (None)
E102	Remote Input x Default State	0 to 1	---	1	F108	0 (Off)
E103	Remote Input x Events	0 to 1	---	1	F102	0 (Disabled)
E104	...Repeated for module number 2					
E108	...Repeated for module number 3					
E10C	...Repeated for module number 4					
E110	...Repeated for module number 5					
E114	...Repeated for module number 6					
E118	...Repeated for module number 7					
E11C	...Repeated for module number 8					
E120	...Repeated for module number 9					
E124	...Repeated for module number 10					
E128	...Repeated for module number 11					
E12C	...Repeated for module number 12					
E130	...Repeated for module number 13					
E134	...Repeated for module number 14					
E138	...Repeated for module number 15					
E13C	...Repeated for module number 16					
E140	...Repeated for module number 17					
E144	...Repeated for module number 18					
E148	...Repeated for module number 19					
E14C	...Repeated for module number 20					
E150	...Repeated for module number 21					
E154	...Repeated for module number 22					
E158	...Repeated for module number 23					
E15C	...Repeated for module number 24					
E160	...Repeated for module number 25					
E164	...Repeated for module number 26					
E168	...Repeated for module number 27					
E16C	...Repeated for module number 28					
E170	...Repeated for module number 29					
E174	...Repeated for module number 30					
E178	...Repeated for module number 31					
E17C	...Repeated for module number 32					
Remote Output DNA Pairs (Read/Write Setting) (32 modules)						
E600	Remote Output DNA x Operand	0 to 65535	---	1	F300	0
E601	Remote Output DNA x Events	0 to 1	---	1	F102	0 (Disabled)
E602	Remote Output DNA x Reserved (2 items)	0 to 1	---	1	F001	0
E604	...Repeated for module number 2					
E608	...Repeated for module number 3					
E60C	...Repeated for module number 4					
E610	...Repeated for module number 5					
E614	...Repeated for module number 6					
E618	...Repeated for module number 7					
E61C	...Repeated for module number 8					
E620	...Repeated for module number 9					
E624	...Repeated for module number 10					
E628	...Repeated for module number 11					
E62C	...Repeated for module number 12					
E630	...Repeated for module number 13					
E634	...Repeated for module number 14					
E638	...Repeated for module number 15					

Table B–9: MODBUS MEMORY MAP (Sheet 38 of 38)

ADDR	REGISTER NAME	RANGE	UNITS	STEP	FORMAT	DEFAULT
E63C	...Repeated for module number 16					
E640	...Repeated for module number 17					
E644	...Repeated for module number 18					
E648	...Repeated for module number 19					
E64C	...Repeated for module number 20					
E650	...Repeated for module number 21					
E654	...Repeated for module number 22					
E658	...Repeated for module number 23					
E65C	...Repeated for module number 24					
E660	...Repeated for module number 25					
E664	...Repeated for module number 26					
E668	...Repeated for module number 27					
E66C	...Repeated for module number 28					
E670	...Repeated for module number 29					
E674	...Repeated for module number 30					
E678	...Repeated for module number 31					
E67C	...Repeated for module number 32					
Remote Output UserSt Pairs (Read/Write Setting) (32 modules)						
E680	Remote Output UserSt x Operand	0 to 65535	---	1	F300	0
E681	Remote Output UserSt x Events	0 to 1	---	1	F102	0 (Disabled)
E682	Remote Output UserSt x Reserved (2 items)	0 to 1	---	1	F001	0
E684	...Repeated for module number 2					
E688	...Repeated for module number 3					
E68C	...Repeated for module number 4					
E690	...Repeated for module number 5					
E694	...Repeated for module number 6					
E698	...Repeated for module number 7					
E69C	...Repeated for module number 8					
E6A0	...Repeated for module number 9					
E6A4	...Repeated for module number 10					
E6A8	...Repeated for module number 11					
E6AC	...Repeated for module number 12					
E6B0	...Repeated for module number 13					
E6B4	...Repeated for module number 14					
E6B8	...Repeated for module number 15					
E6BC	...Repeated for module number 16					
E6C0	...Repeated for module number 17					
E6C4	...Repeated for module number 18					
E6C8	...Repeated for module number 19					
E6CC	...Repeated for module number 20					
E6D0	...Repeated for module number 21					
E6D4	...Repeated for module number 22					
E6D8	...Repeated for module number 23					
E6DC	...Repeated for module number 24					
E6E0	...Repeated for module number 25					
E6E4	...Repeated for module number 26					
E6E8	...Repeated for module number 27					
E6EC	...Repeated for module number 28					
E6F0	...Repeated for module number 29					
E6F4	...Repeated for module number 30					
E6F8	...Repeated for module number 31					
E6FC	...Repeated for module number 32					

F001
UR_UINT16 UNSIGNED 16 BIT INTEGER

F002
UR_SINT16 SIGNED 16 BIT INTEGER

F003
UR_UINT32 UNSIGNED 32 BIT INTEGER (2 registers)

High order word is stored in the first register.
Low order word is stored in the second register.

F004
UR_SINT32 SIGNED 32 BIT INTEGER (2 registers)

High order word is stored in the first register/
Low order word is stored in the second register.

F005
UR_UINT8 UNSIGNED 8 BIT INTEGER

F006
UR_SINT8 SIGNED 8 BIT INTEGER

F011
UR_UINT16 FLEXCURVE DATA (120 points)

A FlexCurve is an array of 120 consecutive data points (x, y) which are interpolated to generate a smooth curve. The y-axis is the user defined trip or operation time setting; the x-axis is the pickup ratio and is pre-defined. Refer to format F119 for a listing of the pickup ratios; the enumeration value for the pickup ratio indicates the off-set into the FlexCurve base address where the corresponding time value is stored.

F012
DISPLAY_SCALE DISPLAY SCALING
(unsigned 16-bit integer)

MSB indicates the SI units as a power of ten. LSB indicates the number of decimal points to display.

Example: Current values are stored as 32 bit numbers with three decimal places and base units in Amps. If the retrieved value is 12345.678 A and the display scale equals 0x0302 then the displayed value on the unit is 12.35 kA.

F013
POWER_FACTOR PWR FACTOR (SIGNED 16 BIT INTEGER)

Positive values indicate lagging power factor; negative values indicate leading.

F040
UR_UINT48 48-BIT UNSIGNED INTEGER

F050
UR_UINT32 TIME and DATE (UNSIGNED 32 BIT INTEGER)

Gives the current time in seconds elapsed since 00:00:00 January 1, 1970.

F051
UR_UINT32 DATE in SR format (alternate format for F050)

First 16 bits are Month/Day (MM/DD/xxxx). Month: 1=January, 2=February,...,12=December; Day: 1 to 31 in steps of 1
Last 16 bits are Year (xx/xx/YYYY): 1970 to 2106 in steps of 1

F052
UR_UINT32 TIME in SR format (alternate format for F050)

First 16 bits are Hours/Minutes (HH:MM:xx.xxx).
Hours: 0=12am, 1=1am,...,12=12pm,...23=11pm;
Minutes: 0 to 59 in steps of 1

Last 16 bits are Seconds (xx:xx:.SS.SSS): 0=00.000s, 1=00.001,...,59999=59.999s)

F060
FLOATING_POINT IEE FLOATING POINT (32 bits)

F070
HEX2 2 BYTES - 4 ASCII DIGITS

F071
HEX4 4 BYTES - 8 ASCII DIGITS

F072
HEX6 6 BYTES - 12 ASCII DIGITS

F073
HEX8 8 BYTES - 16 ASCII DIGITS

F074
HEX20 20 BYTES - 40 ASCII DIGITS

F080
ENUMERATION: AUTORECLOSE MODE

0 = 1 & 3 Pole, 1 = 1 Pole, 2 = 3 Pole-A, 3 = 3 Pole-B

F081
ENUMERATION: AUTORECLOSE 1P/3P BKR FAIL OPTION

0 = Continue, 1 = Lockout

F082
ENUMERATION: AUTORECLOSE 1P/3P BKR SEQUENCE

0 = 1, 1 = 2, 2 = 1 & 2, 3 = 1 – 2, 4 = 2 – 1

F083
ENUMERATION: SELECTOR MODES

0 = Time-Out, 1 = Acknowledge

F084
ENUMERATION: SELECTOR POWER UP

0 = Restore, 1 = Synchronize, 2 = Sync/Restore

F085
ENUMERATION: POWER SWING SHAPE

0 = Mho Shape, 1 = Quad Shape

F086
ENUMERATION: DIGITAL INPUT DEFAULT STATE

0 = Off, 1 = On, 2= Latest/Off, 3 = Latest/On

F090
ENUMERATION: LATCHING OUTPUT TYPE

0 = Operate-dominant, 1 = Reset-dominant

F100
ENUMERATION: VT CONNECTION TYPE

0 = Wye; 1 = Delta

F101
ENUMERATION: MESSAGE DISPLAY INTENSITY

0 = 25%, 1 = 50%, 2 = 75%, 3 = 100%

F102
ENUMERATION: DISABLED/ENABLED

0 = Disabled; 1 = Enabled

F103
ENUMERATION: CURVE SHAPES

bitmask	curve shape
0	IEEE Mod Inv
1	IEEE Very Inv
2	IEEE Ext Inv
3	IEC Curve A
4	IEC Curve B
5	IEC Curve C
6	IEC Short Inv
7	IAC Ext Inv

bitmask	curve shape
9	IAC Inverse
10	IAC Short Inv
11	I2t
12	Definite Time
13	FlexCurve™ A
14	FlexCurve™ B
15	FlexCurve™ C
16	FlexCurve™ D

bitmask	curve shape
8	IAC Very Inv

bitmask	curve shape

F104
ENUMERATION: RESET TYPE

0 = Instantaneous, 1 = Timed, 2 = Linear

F105
ENUMERATION: LOGIC INPUT

0 = Disabled, 1 = Input 1, 2 = Input 2

F106
ENUMERATION: PHASE ROTATION

0 = ABC, 1 = ACB

F108
ENUMERATION: OFF/ON

0 = Off, 1 = On

F109
ENUMERATION: CONTACT OUTPUT OPERATION

0 = Self-reset, 1 = Latched, 2 = Disabled

F110
ENUMERATION: CONTACT OUTPUT LED CONTROL

0 = Trip, 1 = Alarm, 2 = None

F111
ENUMERATION: UNDERVOLTAGE CURVE SHAPES

0 = Definite Time, 1 = Inverse Time

F112
ENUMERATION: RS485 BAUD RATES

bitmask	value
0	300
1	1200
2	2400
3	4800

bitmask	value
4	9600
5	19200
6	38400
7	57600

bitmask	value
8	115200
9	14400
10	28800
11	33600

F113
ENUMERATION: PARITY

0 = None, 1 = Odd, 2 = Even

F114
ENUMERATION: IRIG-B SIGNAL TYPE

0 = None, 1 = DC Shift, 2 = Amplitude Modulated

F115
ENUMERATION: BREAKER STATUS

0 = Auxiliary A, 1 = Auxiliary B

F117
ENUMERATION: NUMBER OF OSCILLOGRAPHY RECORDS

0 = 1×72 cycles, 1 = 3×36 cycles, 2 = 7×18 cycles, 3 = 15×9 cycles

F118
ENUMERATION: OSCILLOGRAPHY MODE

0 = Automatic Overwrite, 1 = Protected

F119
ENUMERATION: FLEXCURVE™ PICKUP RATIOS

mask	value	mask	value	mask	value	mask	value
0	0.00	30	0.88	60	2.90	90	5.90
1	0.05	31	0.90	61	3.00	91	6.00
2	0.10	32	0.91	62	3.10	92	6.50
3	0.15	33	0.92	63	3.20	93	7.00
4	0.20	34	0.93	64	3.30	94	7.50
5	0.25	35	0.94	65	3.40	95	8.00
6	0.30	36	0.95	66	3.50	96	8.50
7	0.35	37	0.96	67	3.60	97	9.00
8	0.40	38	0.97	68	3.70	98	9.50
9	0.45	39	0.98	69	3.80	99	10.00
10	0.48	40	1.03	70	3.90	100	10.50
11	0.50	41	1.05	71	4.00	101	11.00
12	0.52	42	1.10	72	4.10	102	11.50
13	0.54	43	1.20	73	4.20	103	12.00
14	0.56	44	1.30	74	4.30	104	12.50
15	0.58	45	1.40	75	4.40	105	13.00
16	0.60	46	1.50	76	4.50	106	13.50
17	0.62	47	1.60	77	4.60	107	14.00
18	0.64	48	1.70	78	4.70	108	14.50
19	0.66	49	1.80	79	4.80	109	15.00
20	0.68	50	1.90	80	4.90	110	15.50
21	0.70	51	2.00	81	5.00	111	16.00
22	0.72	52	2.10	82	5.10	112	16.50
23	0.74	53	2.20	83	5.20	113	17.00
24	0.76	54	2.30	84	5.30	114	17.50
25	0.78	55	2.40	85	5.40	115	18.00
26	0.80	56	2.50	86	5.50	116	18.50
27	0.82	57	2.60	87	5.60	117	19.00
28	0.84	58	2.70	88	5.70	118	19.50
29	0.86	59	2.80	89	5.80	119	20.00

F120
ENUMERATION: DISTANCE SHAPE

0 = Mho, 1 = Quad

F122
ENUMERATION: ELEMENT INPUT SIGNAL TYPE

0 = Phasor, 1 = RMS

F123
ENUMERATION: CT SECONDARY

0 = 1 A, 1 = 5 A

F124
ENUMERATION: LIST OF ELEMENTS

bitmask	element
0	PHASE IOC1
1	PHASE IOC2
2	PHASE IOC3
3	PHASE IOC4
4	PHASE IOC5
5	PHASE IOC6
6	PHASE IOC7
7	PHASE IOC8
8	PHASE IOC9
9	PHASE IOC10
10	PHASE IOC11
11	PHASE IOC12
16	PHASE TOC1
17	PHASE TOC2
18	PHASE TOC3
19	PHASE TOC4
20	PHASE TOC5
21	PHASE TOC6
24	PH DIR1
25	PH DIR2
32	NEUTRAL IOC1
33	NEUTRAL IOC2
34	NEUTRAL IOC3
35	NEUTRAL IOC4
36	NEUTRAL IOC5
37	NEUTRAL IOC6
38	NEUTRAL IOC7
39	NEUTRAL IOC8
40	NEUTRAL IOC9
41	NEUTRAL IOC10
42	NEUTRAL IOC11
43	NEUTRAL IOC12
48	NEUTRAL TOC1
49	NEUTRAL TOC2
50	NEUTRAL TOC3
51	NEUTRAL TOC4
52	NEUTRAL TOC5
53	NEUTRAL TOC6
56	NTRL DIR OC1
57	NTRL DIR OC2

bitmask	element
60	NEG SEQ DIR OC1
61	NEG SEQ DIR OC2
64	GROUND IOC1
65	GROUND IOC2
66	GROUND IOC3
67	GROUND IOC4
68	GROUND IOC5
69	GROUND IOC6
70	GROUND IOC7
71	GROUND IOC8
72	GROUND IOC9
73	GROUND IOC10
74	GROUND IOC11
75	GROUND IOC12
80	GROUND TOC1
81	GROUND TOC2
82	GROUND TOC3
83	GROUND TOC4
84	GROUND TOC5
85	GROUND TOC6
96	NEG SEQ IOC1
97	NEG SEQ IOC2
112	NEG SEQ TOC1
113	NEG SEQ TOC2
120	NEG SEQ OV
140	AUX UV1
144	PHASE UV1
145	PHASE UV2
148	AUX OV1
152	PHASE OV1
156	NEUTRAL OV1
161	PH DIST 2
168	LINE PICKUP
177	GND DIST 2
180	LOAD ENCHR
186	POTT
190	POWER SWING
224	SRC1 VT FF
225	SRC2 VT FF
226	SRC3 VT FF
227	SRC4 VT FF
228	SRC5 VT FF
229	SRC6 VT FF
232	SRC1 50DD
233	SRC2 50DD
234	SRC3 50DD
235	SRC4 50DD
236	SRC5 50DD
237	SRC6 50DD
240	87L DIFF
241	87L DIFF
242	OPEN POLE
244	50DD

bitmask	element
245	CONT MONITOR
246	CT FAIL
254	87L TRIP
255	STUB BUS
256	87PC
272	BREAKER 1
273	BREAKER 2
280	BREAKER FAIL 1
281	BREAKER FAIL 2
288	BREAKER ARCING 1
289	BREAKER ARCING 2
304	AUTORECLOSE 1
305	AUTORECLOSE 2
306	AUTORECLOSE 3
307	AUTORECLOSE 4
308	AUTORECLOSE 5
309	AUTORECLOSE 6
312	SYNCHROCHECK 1
313	SYNCHROCHECK 2
336	SETTING GROUP
337	RESET
364	OPEN POLE DETECT
370	POTT
376	AUTORECLOSE 1P/3P
385	SELECTOR 1
386	SELECTOR 2
390	CONTROL PUSHBUTTON 1
391	CONTROL PUSHBUTTON 2
392	CONTROL PUSHBUTTON 3
393	CONTROL PUSHBUTTON 4
394	CONTROL PUSHBUTTON 5
395	CONTROL PUSHBUTTON 6
396	CONTROL PUSHBUTTON 7
400	FLEX ELEMENT 1
401	FLEX ELEMENT 2
402	FLEX ELEMENT 3
403	FLEX ELEMENT 4
404	FLEX ELEMENT 5
405	FLEX ELEMENT 6
406	FLEX ELEMENT 7
407	FLEX ELEMENT 8
420	NON-VOLATILE LATCH 1
421	NON-VOLATILE LATCH 2
422	NON-VOLATILE LATCH 3
423	NON-VOLATILE LATCH 4
424	NON-VOLATILE LATCH 5
425	NON-VOLATILE LATCH 6
426	NON-VOLATILE LATCH 7
427	NON-VOLATILE LATCH 8
428	NON-VOLATILE LATCH 9
429	NON-VOLATILE LATCH 10
430	NON-VOLATILE LATCH 11
431	NON-VOLATILE LATCH 12

bitmask	element
432	NON-VOLATILE LATCH 13
433	NON-VOLATILE LATCH 14
434	NON-VOLATILE LATCH 15
435	NON-VOLATILE LATCH 16
512	DIGITAL ELEMENT 1
513	DIGITAL ELEMENT 2
514	DIGITAL ELEMENT 3
515	DIGITAL ELEMENT 4
516	DIGITAL ELEMENT 5
517	DIGITAL ELEMENT 6
518	DIGITAL ELEMENT 7
519	DIGITAL ELEMENT 8
520	DIGITAL ELEMENT 9
521	DIGITAL ELEMENT 10
522	DIGITAL ELEMENT 11
523	DIGITAL ELEMENT 12
524	DIGITAL ELEMENT 13
525	DIGITAL ELEMENT 14
526	DIGITAL ELEMENT 15
527	DIGITAL ELEMENT 16
544	DIGITAL COUNTER 1
545	DIGITAL COUNTER 2
546	DIGITAL COUNTER 3
547	DIGITAL COUNTER 4
548	DIGITAL COUNTER 5
549	DIGITAL COUNTER 6
550	DIGITAL COUNTER 7
551	DIGITAL COUNTER 8
680	PUSHBUTTON 1
681	PUSHBUTTON 2
682	PUSHBUTTON 3
683	PUSHBUTTON 4
684	PUSHBUTTON 5
685	PUSHBUTTON 6
686	PUSHBUTTON 7
687	PUSHBUTTON 8
688	PUSHBUTTON 9
689	PUSHBUTTON 10
690	PUSHBUTTON 11
691	PUSHBUTTON 12

F125
ENUMERATION: ACCESS LEVEL

0 = Restricted; 1 = Command, 2 = Setting, 3 = Factory Service

F126
ENUMERATION: NO/YES CHOICE

0 = No, 1 = Yes

F127
ENUMERATION: LATCHED OR SELF-RESETTING

0 = Latched, 1 = Self-Reset

F128
ENUMERATION: CONTACT INPUT THRESHOLD

0 = 17 V DC, 1 = 33 V DC, 2 = 84 V DC, 3 = 166 V DC

F129
ENUMERATION: FLEXLOGIC TIMER TYPE

0 = millisecond, 1 = second, 2 = minute

F130
ENUMERATION: SIMULATION MODE

0 = Off. 1 = Pre-Fault, 2 = Fault, 3 = Post-Fault

F131
ENUMERATION: FORCED CONTACT OUTPUT STATE

0 = Disabled, 1 = Energized, 2 = De-energized, 3 = Freeze

F133
ENUMERATION: PROGRAM STATE

0 = Not Programmed, 1 = Programmed

F134
ENUMERATION: PASS/FAIL

0 = Fail, 1 = OK, 2 = n/a

F135
ENUMERATION: GAIN CALIBRATION

0 = 0x1, 1 = 1x16

F136
ENUMERATION: NUMBER OF OSCILLOGRAPHY RECORDS

0 = 31 x 8 cycles, 1 = 15 x 16 cycles, 2 = 7 x 32 cycles
3 = 3 x 64 cycles, 4 = 1 x 128 cycles

F138
ENUMERATION: OSCILLOGRAPHY FILE TYPE

0 = Data File, 1 = Configuration File, 2 = Header File

F140
ENUMERATION: CURRENT, SENS CURRENT, VOLTAGE, DISABLED

0 = Disabled, 1 = Current 46 A, 2 = Voltage 280 V, 3 = Current 4.6 A, 4 = Current 2 A, 5 = Notched 4.6 A, 6 = Notched 2 A

F141
ENUMERATION: SELF TEST ERROR

bitmask	error
0	ANY SELF TESTS
1	IRIG-B FAILURE
2	DSP ERROR
4	NO DSP INTERRUPTS
5	UNIT NOT CALIBRATED
9	PROTOTYPE FIRMWARE
10	FLEXLOGIC ERR TOKEN
11	EQUIPMENT MISMATCH
13	UNIT NOT PROGRAMMED
14	SYSTEM EXCEPTION
15	LATCHING OUT ERROR
18	SNTP FAILURE
19	BATTERY FAIL
20	PRI ETHERNET FAIL
21	SEC ETHERNET FAIL
22	EEPROM DATA ERROR
23	SRAM DATA ERROR
24	PROGRAM MEMORY
25	WATCHDOG ERROR
26	LOW ON MEMORY
27	REMOTE DEVICE OFF
30	ANY MINOR ERROR
31	ANY MAJOR ERROR

F142
ENUMERATION: EVENT RECORDER ACCESS FILE TYPE

0 = All Record Data, 1 = Headers Only, 2 = Numeric Event Cause

F143
UR_UINT32: 32 BIT ERROR CODE (F141 specifies bit number)

A bit value of 0 = no error, 1 = error

F144
ENUMERATION: FORCED CONTACT INPUT STATE

0 = Disabled, 1 = Open, 2 = Closed

F145
ENUMERATION: ALPHABET LETTER

bitmask	type	bitmask	type	bitmask	type	bitmask	type
0	null	7	G	14	N	21	U
1	A	8	H	15	O	22	V
2	B	9	I	16	P	23	W
3	C	10	J	17	Q	24	X
4	D	11	K	18	R	25	Y
5	E	12	L	19	S	26	Z
6	F	13	M	20	T		

F146
ENUMERATION: MISC. EVENT CAUSES

bitmask	definition
0	EVENTS CLEARED
1	OSCILLOGRAPHY TRIGGERED
2	DATE/TIME CHANGED
3	DEF SETTINGS LOADED
4	TEST MODE ON
5	TEST MODE OFF
6	POWER ON
7	POWER OFF
8	RELAY IN SERVICE
9	RELAY OUT OF SERVICE
10	WATCHDOG RESET
11	OSCILLOGRAPHY CLEAR
12	REBOOT COMMAND
13	LED TEST INITIATED
14	FLASH PROGRAMMING

F147
ENUMERATION: LINE LENGTH UNITS

0 = km, 1 = miles

F148
ENUMERATION: FAULT TYPE

bitmask	fault type	bitmask	fault type
0	NA	6	AC
1	AG	7	ABG
2	BG	8	BCG
3	CG	9	ACG
4	AB	10	ABC
5	BC	11	ABCG

F149
ENUMERATION: 87L PHASE COMP SCHEME SELECTION

bitmask	phase comp scheme
0	2TL-PT-DPC-3FC
1	2TL-BL-DPC-3FC
2	2TL-PT-SPC-2FC
3	2TL-BL-SPC-2FC
4	2TL-BL-DPC-2FC
5	3TL-PT-SPC-3FC
6	3TL-BL-SPC-3FC

F150
ENUMERATION: 87L PHASE COMP SCHEME SIGNAL SELECTION

0 = MIXED I_2 - K*I_1, 1 = 3I_0

B

F151
ENUMERATION: RTD SELECTION

bitmask	RTD#	bitmask	RTD#	bitmask	RTD#
0	NONE	17	RTD 17	33	RTD 33
1	RTD 1	18	RTD 18	34	RTD 34
2	RTD 2	19	RTD 19	35	RTD 35
3	RTD 3	20	RTD 20	36	RTD 36
4	RTD 4	21	RTD 21	37	RTD 37
5	RTD 5	22	RTD 22	38	RTD 38
6	RTD 6	23	RTD 23	39	RTD 39
7	RTD 7	24	RTD 24	40	RTD 40
8	RTD 8	25	RTD 25	41	RTD 41
9	RTD 9	26	RTD 26	42	RTD 42
10	RTD 10	27	RTD 27	43	RTD 43
11	RTD 11	28	RTD 28	44	RTD 44
12	RTD 12	29	RTD 29	45	RTD 45
13	RTD 13	30	RTD 30	46	RTD 46
14	RTD 14	31	RTD 31	47	RTD 47
15	RTD 15	32	RTD 32	48	RTD 48
16	RTD 16				

F152
ENUMERATION: SETTING GROUP

0 = Active Group, 1 = Group 1, 2 = Group 2, 3 = Group 3
4 = Group 4, 5 = Group 5, 6 = Group 6

F153
ENUMERATION: DISTANCE TRANSFORMER CONNECTION

bitmask	type	bitmask	type	bitmask	type
0	None	5	Dy9	10	Yd7
1	Dy1	6	Dy11	11	Yd9
2	Dy3	7	Yd1	12	Yd11
3	Dy5	8	Yd3		
4	Dy7	9	Yd5		

F154
ENUMERATION: DISTANCE DIRECTION

0 = Forward, 1 = Reverse

F155
ENUMERATION: REMOTE DEVICE STATE

0 = Offline, 1 = Online

F156
ENUMERATION: REMOTE INPUT BIT PAIRS

bitmask	RTD#	bitmask	RTD#	bitmask	RTD#
0	NONE	22	DNA-22	44	UserSt-12
1	DNA-1	23	DNA-23	45	UserSt-13
2	DNA-2	24	DNA-24	46	UserSt-14
3	DNA-3	25	DNA-25	47	UserSt-15
4	DNA-4	26	DNA-26	48	UserSt-16
5	DNA-5	27	DNA-27	49	UserSt-17
6	DNA-6	28	DNA-28	50	UserSt-18
7	DNA-7	29	DNA-29	51	UserSt-19
8	DNA-8	30	DNA-30	52	UserSt-20
9	DNA-9	31	DNA-31	53	UserSt-21
10	DNA-10	32	DNA-32	54	UserSt-22
11	DNA-11	33	UserSt-1	55	UserSt-23
12	DNA-12	34	UserSt-2	56	UserSt-24
13	DNA-13	35	UserSt-3	57	UserSt-25
14	DNA-14	36	UserSt-4	58	UserSt-26
15	DNA-15	37	UserSt-5	59	UserSt-27
16	DNA-16	38	UserSt-6	60	UserSt-28
17	DNA-17	39	UserSt-7	61	UserSt-29
18	DNA-18	40	UserSt-8	62	UserSt-30
19	DNA-19	41	UserSt-9	63	UserSt-31
20	DNA-20	42	UserSt-10	64	UserSt-32
21	DNA-21	43	UserSt-11		

F157
ENUMERATION: BREAKER MODE

0 = 3-Pole, 1 = 1-Pole

F158
ENUMERATION: SCHEME CALIBRATION TEST

0 = Normal, 1 = Symmetry 1, 2 = Symmetry 2, 3 = Delay 1
4 = Delay 2

F159
ENUMERATION: BREAKER AUX CONTACT KEYING

0 = 52a, 1 = 52b, 2 = None

F166
ENUMERATION: AUXILIARY VT CONNECTION TYPE

0 = Vn, 1 = Vag, 2 = Vbg, 3 = Vcg, 4 = Vab, 5 = Vbc, 6 = Vca

F167
ENUMERATION: SIGNAL SOURCE

0 = SRC 1, 1 = SRC 2, 2 = SRC 3, 3 = SRC 4,
4 = SRC 5, 5 = SRC 6

F168
ENUMERATION: INRUSH INHIBIT FUNCTION

0 = Disabled, 1 = Adapt. 2nd, 2 = Trad. 2nd

F169
ENUMERATION: OVEREXCITATION INHIBIT FUNCTION

0 = Disabled, 1 = 5th

F170
ENUMERATION: LOW/HIGH OFFSET & GAIN TRANSDUCER I/O SELECTION

0 = LOW, 1 = HIGH

F171
ENUMERATION: TRANSDUCER CHANNEL INPUT TYPE

0 = dcmA IN, 1 = OHMS IN, 2 = RTD IN, 3 = dcmA OUT

F172
ENUMERATION: SLOT LETTERS

bitmask	slot	bitmask	slot	bitmask	slot	bitmask	slot
0	F	4	K	8	P	12	U
1	G	5	L	9	R	13	V
2	H	6	M	10	S	14	W
3	J	7	N	11	T	15	X

F173
ENUMERATION: TRANSDUCER DCMA I/O RANGE

bitmask	dcmA I/O range
0	0 to –1 mA
1	0 to 1 mA
2	–1 to 1 mA
3	0 to 5 mA
4	0 to 10 mA
5	0 to 20 mA
6	4 to 20 mA

F174
ENUMERATION: TRANSDUCER RTD INPUT TYPE

0 = 100 Ohm Platinum, 1 = 120 Ohm Nickel,
2 = 100 Ohm Nickel, 3 = 10 Ohm Copper

F175
ENUMERATION: PHASE LETTERS

0 = A, 1 = B, 2 = C

F176
ENUMERATION: SYNCHROCHECK DEAD SOURCE SELECT

bitmask	synchrocheck dead source
0	None
1	LV1 and DV2
2	DV1 and LV2
3	DV1 or DV2
4	DV1 Xor DV2
5	DV1 and DV2

F177
ENUMERATION: COMMUNICATION PORT

0 = NONE, 1 = COM1-RS485, 2 = COM2-RS485,
3 = FRONT PANEL-RS232, 4 = NETWORK

F178
ENUMERATION: DATA LOGGER RATES

0 = 1 sec, 1 = 1 min, 2 = 5 min, 3 = 10 min, 4 = 15 min,
5 = 20 min, 6 = 30 min, 7 = 60 min

F180
ENUMERATION: PHASE/GROUND

0 = PHASE, 1 = GROUND

F181
ENUMERATION: ODD/EVEN/NONE

0 = ODD, 1 = EVEN, 2 = NONE

F183
ENUMERATION: AC INPUT WAVEFORMS

bitmask	definition
0	Off
1	8 samples/cycle
2	16 samples/cycle
3	32 samples/cycle
4	64 samples/cycle

F185
ENUMERATION: PHASE A,B,C, GROUND SELECTOR

0 = A, 1 = B, 2 = C, 3 = G

F186
ENUMERATION: MEASUREMENT MODE

0 = Phase to Ground, 1 = Phase to Phase

F190
ENUMERATION: SIMULATED KEYPRESS

bitmsk	keypress
0	--- use between real keys
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	0
11	Decimal Pt
12	Plus/Minus
13	Value Up
14	Value Down
15	Message Up
16	Message Down
17	Message Left
18	Message Right
19	Menu
20	Help

bitmsk	keypress
21	Escape
22	Enter
23	Reset
24	User 1
25	User 2
26	User 3
27	User-programmable key 1
28	User-programmable key 2
29	User-programmable key 3
30	User-programmable key 4
31	User-programmable key 5
32	User-programmable key 6
33	User-programmable key 7
34	User-programmable key 8
35	User-programmable key 9
36	User-programmable key 10
37	User-programmable key 11
38	User-programmable key 12
39	User 4 (control pushbutton)
40	User 5 (control pushbutton)
41	User 6 (control pushbutton)
42	User 7 (control pushbutton)

F192
ENUMERATION: ETHERNET OPERATION MODE

0 = Half-Duplex, 1 = Full-Duplex

F194
ENUMERATION: DNP SCALE

A bitmask of 0 = 0.01, 1 = 0.1, 2 = 1, 3 = 10, 4 = 100, 5 = 1000, 6 = 10000, 7 = 100000, 8 = 0.001

F195
ENUMERATION: SINGLE POLE TRIP MODE

A bitmask of 0 = Disabled, 1 = 3 Pole Only, 2 = 3 Pole & 1 Pole

F196
ENUMERATION: NEUTRAL DIR OC OPERATE CURRENT

0 = Calculated 3I0, 1 = Measured IG

F197
ENUMERATION: DNP BINARY INPUT POINT BLOCK

bitmask	Input Point Block
0	Not Used
1	Virtual Inputs 1 to 16
2	Virtual Inputs 17 to 32
3	Virtual Outputs 1 to 16
4	Virtual Outputs 17 to 32
5	Virtual Outputs 33 to 48
6	Virtual Outputs 49 to 64
7	Contact Inputs 1 to 16
8	Contact Inputs 17 to 32
9	Contact Inputs 33 to 48
10	Contact Inputs 49 to 64
11	Contact Inputs 65 to 80
12	Contact Inputs 81 to 96
13	Contact Outputs 1 to 16
14	Contact Outputs 17 to 32
15	Contact Outputs 33 to 48
16	Contact Outputs 49 to 64
17	Remote Inputs 1 to 16
18	Remote Inputs 17 to 32
19	Remote Devs 1 to 16
20	Elements 1 to 16
21	Elements 17 to 32
22	Elements 33 to 48
23	Elements 49 to 64
24	Elements 65 to 80
25	Elements 81 to 96
26	Elements 97 to 112
27	Elements 113 to 128
28	Elements 129 to 144
29	Elements 145 to 160
30	Elements 161 to 176
31	Elements 177 to 192
32	Elements 193 to 208
33	Elements 209 to 224
34	Elements 225 to 240
35	Elements 241 to 256
36	Elements 257 to 272
37	Elements 273 to 288
38	Elements 289 to 304
39	Elements 305 to 320
40	Elements 321 to 336
41	Elements 337 to 352
42	Elements 353 to 368
43	Elements 369 to 384
44	Elements 385 to 400
45	Elements 401 to 406
46	Elements 417 to 432
47	Elements 433 to 448
48	Elements 449 to 464

bitmask	Input Point Block
49	Elements 465 to 480
50	Elements 481 to 496
51	Elements 497 to 512
52	Elements 513 to 528
53	Elements 529 to 544
54	Elements 545 to 560
55	LED States 1 to 16
56	LED States 17 to 32
57	Self Tests 1 to 16
58	Self Tests 17 to 32

F199
ENUMERATION: DISABLED/ENABLED/CUSTOM

0 = Disabled, 1 = Enabled, 2 = Custom

F200
TEXT40: 40-CHARACTER ASCII TEXT

20 registers, 16 Bits: 1st Char MSB, 2nd Char. LSB

F201
TEXT8: 8-CHARACTER ASCII PASSCODE

4 registers, 16 Bits: 1st Char MSB, 2nd Char. LSB

F202
TEXT20: 20-CHARACTER ASCII TEXT

10 registers, 16 Bits: 1st Char MSB, 2nd Char. LSB

F203
TEXT16: 16-CHARACTER ASCII TEXT

F204
TEXT80: 80-CHARACTER ASCII TEXT

F205
TEXT12: 12-CHARACTER ASCII TEXT

F206
TEXT6: 6-CHARACTER ASCII TEXT

F207
TEXT4: 4-CHARACTER ASCII TEXT

F208
TEXT2: 2-CHARACTER ASCII TEXT

F222
ENUMERATION: TEST ENUMERATION

0 = Test Enumeration 0, 1 = Test Enumeration 1

F223
ENUMERATION: L90 DIAGNOSTIC TEST

0 = No Test, 1 = Run Test, 2 = End Test

F230
ENUMERATION: DIRECTIONAL POLARIZING

0 = Voltage, 1 = Current, 2 = Dual

F231
ENUMERATION: POLARIZING VOLTAGE

0 = Calculated V0, 1 = Measured VX

F300
UR_UINT16: FLEXLOGIC™ BASE TYPE (6-bit type)

The FlexLogic™ BASE type is 6 bits and is combined with a 9 bit descriptor and 1 bit for protection element to form a 16 bit value. The combined bits are of the form: PTTTTTTDDDDDDDDD, where P bit if set, indicates that the FlexLogic™ type is associated with a protection element state and T represents bits for the BASE type, and D represents bits for the descriptor.

The values in square brackets indicate the base type with P prefix [PTTTTTT] and the values in round brackets indicate the descriptor range.

[0] Off(0) this is boolean FALSE value
[0] On (1)This is boolean TRUE value
[2] CONTACT INPUTS (1 - 96)
[3] CONTACT INPUTS OFF (1-96)
[4] VIRTUAL INPUTS (1-64)
[6] VIRTUAL OUTPUTS (1-64)
[10] CONTACT OUTPUTS VOLTAGE DETECTED (1-64)
[11] CONTACT OUTPUTS VOLTAGE OFF DETECTED (1-64)
[12] CONTACT OUTPUTS CURRENT DETECTED (1-64)
[13] CONTACT OUTPUTS CURRENT OFF DETECTED (1-64)
[14] REMOTE INPUTS (1-32)
[28] INSERT (Via Keypad only)
[32] END
[34] NOT (1 INPUT)
[36] 2 INPUT XOR (0)
[38] LATCH SET/RESET (2 inputs)
[40] OR (2 to 16 inputs)
[42] AND (2 to 16 inputs)
[44] NOR (2 to 16 inputs)
[46] NAND (2 to 16 inputs)
[48] TIMER (1 to 32)
[50] ASSIGN VIRTUAL OUTPUT (1 to 64)
[52] SELF-TEST ERROR (see F141 for range)
[56] ACTIVE SETTING GROUP (1 to 6)
[62] MISCELLANEOUS EVENTS (see F146 for range)
[64 to 127] ELEMENT STATES

F400
UR_UINT16: CT/VT BANK SELECTION

bitmask	bank selection
0	Card 1 Contact 1 to 4
1	Card 1 Contact 5 to 8
2	Card 2 Contact 1 to 4
3	Card 2 Contact 5 to 8
4	Card 3 Contact 1 to 4
5	Card 3 Contact 5 to 8

F500
UR_UINT16: PACKED BITFIELD

First register indicates I/O state with bits 0(MSB)-15(LSB) corresponding to I/0 state 1-16. The second register indicates I/O state with bits 0-15 corresponding to I/0 state 17-32 (if required) The third register indicates I/O state with bits 0-15 corresponding to I/0 state 33-48 (if required). The fourth register indicates I/O state with bits 0-15 corresponding to I/0 state 49-64 (if required).

The number of registers required is determined by the specific data item. A bit value of 0 = Off, 1 = On

F501
UR_UINT16: LED STATUS

Low byte of register indicates LED status with bit 0 representing the top LED and bit 7 the bottom LED. A bit value of 1 indicates the LED is on, 0 indicates the LED is off.

F502
BITFIELD: ELEMENT OPERATE STATES

Each bit contains the operate state for an element. See the F124 format code for a list of element IDs. The operate bit for element ID X is bit [X mod 16] in register [X/16].

F504
BITFIELD: 3-PHASE ELEMENT STATE

bitmask	element state
0	Pickup
1	Operate
2	Pickup Phase A
3	Pickup Phase B
4	Pickup Phase C
5	Operate Phase A
6	Operate Phase B
7	Operate Phase C

F505
BITFIELD: CONTACT OUTPUT STATE

0 = Contact State, 1 = Voltage Detected, 2 = Current Detected

F506|
BITFIELD: 1 PHASE ELEMENT STATE

0 = Pickup, 1 = Operate

F507
BITFIELD: COUNTER ELEMENT STATE

0 = Count Greater Than, 1 = Count Equal To, 2 = Count Less Than

F509
BITFIELD: SIMPLE ELEMENT STATE

0 = Operate

F510
BITFIELD: 87L ELEMENT STATE

bitmask	87L Element State
0	Operate A
1	Operate B
2	Operate C
3	Received DTT
4	Operate
5	Key DTT
6	PFLL FAIL
7	PFLL OK
8	Channel 1 FAIL
9	Channel 2 FAIL
10	Channel 1 Lost Packet
11	Channel 2 Lost Packet
12	Channel 1 CRC Fail
13	Channel 2 CRC Fail

F511
BITFIELD: 3-PHASE SIMPLE ELEMENT STATE

0 = Operate, 1 = Operate A, 2 = Operate B, 3 = Operate C

F513
ENUMERATION: POWER SWING MODE

0 = Two Step, 1 = Three Step

F514
ENUMERATION: POWER SWING TRIP MODE

0 = Delayed, 1 = Early

F515
ENUMERATION ELEMENT INPUT MODE

0 = SIGNED, 1 = ABSOLUTE

F516
ENUMERATION ELEMENT COMPARE MODE

0 = LEVEL, 1 = DELTA

F517
ENUMERATION: ELEMENT DIRECTION OPERATION

0 = OVER, 1 = UNDER

F518
ENUMERATION: FLEXELEMENT™ UNITS

0 = Milliseconds, 1 = Seconds, 2 = Minutes

F519
ENUMERATION: NON-VOLATILE LATCH

0 = Reset-Dominant, 1 = Set-Dominant

F530
ENUMERATION: FRONT PANEL INTERFACE KEYPRESS

bitmask	keypress
0	None
1	Menu
2	Message Up
3	7
4	8
5	9
6	Help
7	Message Left
8	4
9	5
10	6
11	Escape
12	Message Right
13	1
14	2
15	3
16	Enter
17	Message Down
18	0
19	Decimal
20	+/–
21	Value Up
22	Value Down
23	Reset
24	User 1
25	User 2
26	User 3
31	User PB 1
32	User PB 2
33	User PB 3
34	User PB 4
35	User PB 5
36	User PB 6
37	User PB 7
38	User PB 8
39	User PB 9
40	User PB 10
41	User PB 11
42	User PB 12
44	User 4
45	User 5
46	User 6
47	User 7

F600
UR_UINT16: FLEXANALOG PARAMETER

The 16-bit value corresponds to the modbus address of the value to be used when this parameter is selected. Only certain values may be used as FlexAnalogs (basically all the metering quantities used in protection)

C.1.1 UCA

The **Utility Communications Architecture** (UCA) Version 2 represents an attempt by utilities and vendors of electronic equipment to produce standardized communications systems. There is a set of reference documents available from the Electric Power Research Institute (EPRI) and vendors of UCA/MMS software libraries that describe the complete capabilities of the UCA. Following, is a description of the subset of UCA/MMS features that are supported by the UR relay. The reference document set includes:

- Introduction to UCA version 2
- Generic Object Models for Substation and Feeder Equipment (GOMSFE)
- Common Application Service Models (CASM) and Mapping to MMS
- UCA Version 2 Profiles

These documents can be obtained from the UCA User's Group at http://www.ucausersgroup.org. It is strongly recommended that all those involved with any UCA implementation obtain this document set.

COMMUNICATION PROFILES:

The UCA specifies a number of possibilities for communicating with electronic devices based on the OSI Reference Model. The UR relay uses the seven layer OSI stack (TP4/CLNP and TCP/IP profiles). Refer to the "UCA Version 2 Profiles" reference document for details.

The TP4/CLNP profile requires the UR relay to have a network address or Network Service Access Point (NSAP) in order to establish a communication link. The TCP/IP profile requires the UR relay to have an IP address in order to establish a communication link. These addresses are set in the **SETTINGS ⇨ PRODUCT SETUP ⇨⇩ COMMUNICATIONS ⇨⇩ NETWORK** menu. Note that the UR relay supports UCA operation over the TP4/CLNP or the TCP/IP stacks and also supports operation over both stacks simultaneously. It is possible to have up to two simultaneous connections. This is in addition to DNP and Modbus/TCP (non-UCA) connections.

C.1.2 MMS

a) DESCRIPTION

The UCA specifies the use of the **Manufacturing Message Specification** (MMS) at the upper (Application) layer for transfer of real-time data. This protocol has been in existence for a number of years and provides a set of services suitable for the transfer of data within a substation LAN environment. Data can be grouped to form objects and be mapped to MMS services. Refer to the "GOMSFE" and "CASM" reference documents for details.

SUPPORTED OBJECTS:

The "GOMSFE" document describes a number of communication objects. Within these objects are items, some of which are mandatory and some of which are optional, depending on the implementation. The UR relay supports the following GOMSFE objects:

• DI (device identity)	• PHIZ (high impedance ground detector)
• GCTL (generic control)	• PIOC (instantaneous overcurrent relay)
• GIND (generic indicator)	• POVR (overvoltage relay)
• GLOBE (global data)	• PTOC (time overcurrent relay)
• MMXU (polyphase measurement unit)	• PUVR (under voltage relay)
• PBRL (phase balance current relay)	• PVPH (volts per hertz relay)
• PBRO (basic relay object)	• ctRATO (CT ratio information)
• PDIF (differential relay)	• vtRATO (VT ratio information)
• PDIS (distance)	• RREC (reclosing relay)
• PDOC (directional overcurrent)	• RSYN (synchronizing or synchronism-check relay)
• PDPR (directional power relay)	• XCBR (circuit breaker)
• PFRQ (frequency relay)	

UCA data can be accessed through the "UCADevice" MMS domain.

PEER-TO-PEER COMMUNICATION:

Peer-to-peer communication of digital state information, using the UCA GOOSE data object, is supported via the use of the UR Remote Inputs/Outputs feature. This feature allows digital points to be transferred between any UCA conforming devices.

FILE SERVICES:

MMS file services are supported to allow transfer of Oscillography, Event Record, or other files from a UR relay.

COMMUNICATION SOFTWARE UTILITIES:

The exact structure and values of the implemented objects can be seen by connecting to a UR relay with an MMS browser, such as the “MMS Object Explorer and AXS4-MMS DDE/OPC” server from Sisco Inc.

NON-UCA DATA:

The UR relay makes available a number of non-UCA data items. These data items can be accessed through the "UR" MMS domain. UCA data can be accessed through the "UCADevice" MMS domain.

b) PROTOCOL IMPLEMENTATION AND CONFORMANCE STATEMENT (PICS)

NOTE

The UR relay functions as a server only; a UR relay cannot be configured as a client. Thus, the following list of supported services is for server operation only:

The MMS supported services are as follows:

CONNECTION MANAGEMENT SERVICES:

- Initiate
- Conclude
- Cancel
- Abort
- Reject

VMD SUPPORT SERVICES:

- Status
- GetNameList
- Identify

VARIABLE ACCESS SERVICES:

- Read
- Write
- InformationReport
- GetVariableAccessAttributes
- GetNamedVariableListAttributes

OPERATOR COMMUNICATION SERVICES:

(none)

SEMAPHORE MANAGEMENT SERVICES:

(none)

DOMAIN MANAGEMENT SERVICES:

- GetDomainAttributes

PROGRAM INVOCATION MANAGEMENT SERVICES:

(none)

EVENT MANAGEMENT SERVICES:

(none)

JOURNAL MANAGEMENT SERVICES:

(none)

FILE MANAGEMENT SERVICES:

- ObtainFile
- FileOpen
- FileRead
- FileClose
- FileDirectory

The following MMS parameters are supported:

- STR1 (Arrays)
- STR2 (Structures)
- NEST (Nesting Levels of STR1 and STR2) - 1
- VNAM (Named Variables)
- VADR (Unnamed Variables)
- VALT (Alternate Access Variables)
- VLIS (Named Variable Lists)
- REAL (ASN.1 REAL Type)

c) MODEL IMPLEMENTATION CONFORMANCE (MIC)

This section provides details of the UCA object models supported by the UR series relays. Note that not all of the protective device functions are applicable to all the UR series relays.

Table C–1: DEVICE IDENTITY – DI

NAME	M/O	RWEC
Name	m	rw
Class	o	rw
d	o	rw
Own	o	rw
Loc	o	rw
VndID	m	r

Table C–2: GENERIC CONTROL – GCTL

FC	NAME	CLASS	RWECS	DESCRIPTION
ST	BO<n>	SI	rw	Generic Single Point Indication
CO	BO<n>	SI	rw	Generic Binary Output
CF	BO<n>	SBOCF	rw	SBO Configuration
DC	LN	d	rw	Description for brick
	BO<n>	d	rw	Description for each point

NOTE

Actual instantiation of GCTL objects is as follows:

GCTL1 = Virtual Inputs (32 total points – SI1 to SI32); includes SBO functionality.

Table C–3: GENERIC INDICATORS – GIND 1 TO 6

FC	NAME	CLASS	RWECS	DESCRIPTION
ST	SIG<n>	SIG	r	Generic Indication (block of 16)
DC	LN	d	rw	Description for brick
RP	BrcbST	BasRCB	rw	Controls reporting of STATUS

Table C–4: GENERIC INDICATOR – GIND7

FC	OBJECT NAME	CLASS	RWECS	DESCRIPTION
ST	SI<n>	SI	r	Generic single point indication
DC	LN	d	rw	Description for brick
	SI<n>	d	rw	Description for all included SI
RP	BrcbST	BasRCB	rw	Controls reporting of STATUS

NOTE

Actual instantiation of GIND objects is as follows:

GIND1 = Contact Inputs (96 total points – SIG1 to SIG6)
GIND2 = Contact Outputs (64 total points – SIG1 to SIG4)
GIND3 = Virtual Inputs (32 total points – SIG1 to SIG2)
GIND4 = Virtual Outputs (64 total points – SIG1 to SIG4)
GIND5 = Remote Inputs (32 total points – SIG1 to SIG2)
GIND6 = Flex States (16 total points – SIG1 representing Flex States 1 to 16)
GIND7 = Flex States (16 total points – SI1 to SI16 representing Flex States 1 to 16)

C

Table C–5: GLOBAL DATA – GLOBE

FC	OBJECT NAME	CLASS	RWECS	DESCRIPTION
ST	ModeDS	SIT	r	Device is: in test, off-line, available, or unhealthy
	LocRemDS	SIT	r	The mode of control, local or remote (DevST)
	ActSG	INT8U	r	Active Settings Group
	EditSG	INT8u	r	Settings Group selected for read/write operation
CO	CopySG	INT8U	w	Selects Settings Group for read/write operation
	IndRs	BOOL	w	Resets ALL targets
CF	ClockTOD	BTIME	rw	Date and time
RP	GOOSE	PACT	rw	Reports IED Inputs and Outputs

Table C–6: MEASUREMENT UNIT (POLYPHASE) – MMXU

FC	OBJECT NAME	CLASS	RWECS	DESCRIPTION
MX	V	WYE	rw	Voltage on phase A, B, C to G
	PPV	DELTA	rw	Voltage on AB, BC, CA
	A	WYE	rw	Current in phase A, B, C, and N
	W	WYE	rw	Watts in phase A, B, C
	TotW	AI	rw	Total watts in all three phases
	Var	WYE	rw	Vars in phase A, B, C
	TotVar	AI	rw	Total vars in all three phases
	VA	WYE	rw	VA in phase A, B, C
	TotVA	AI	rw	Total VA in all 3 phases
	PF	WYE	rw	Power Factor for phase A, B, C
	AvgPF	AI	rw	Average Power Factor for all three phases
	Hz	AI	rw	Power system frequency
CF	All MMXU.MX	ACF	rw	Configuration of ALL included MMXU.MX
DC	LN	d	rw	Description for brick
	All MMXU.MX	d	rw	Description of ALL included MMXU.MX
RP	BrcbMX	BasRCB	rw	Controls reporting of measurements

NOTE

Actual instantiation of MMXU objects is as follows:

1 MMXU per Source (as determined from the ‘product order code’)

Table C–7: PROTECTIVE ELEMENTS

FC	OBJECT NAME	CLASS	RWECS	DESCRIPTION
ST	Out	BOOL	r	1 = Element operated, 0 = Element not operated
	Tar	PhsTar	r	Targets since last reset
	FctDS	SIT	r	Function is enabled/disabled
	PuGrp	INT8U	r	Settings group selected for use
CO	EnaDisFct	DCO	w	1 = Element function enabled, 0 = disabled
	RsTar	BO	w	Reset ALL Elements/Targets
	RsLat	BO	w	Reset ALL Elements/Targets
DC	LN	d	rw	Description for brick
	ElementSt	d	r	Element state string

The following GOMSFE objects are defined by the object model described via the above table:

- PBRO (basic relay object)
- PDIF (differential relay)
- PDIS (distance)
- PDOC (directional overcurrent)
- PDPR (directional power relay)
- PFRQ (frequency relay)
- PHIZ (high impedance ground detector)
- PIOC (instantaneous overcurrent relay)
- POVR (over voltage relay)
- PTOC (time overcurrent relay)
- PUVR (under voltage relay)
- RSYN (synchronizing or synchronism-check relay)
- POVR (overvoltage)
- PVPH (volts per hertz relay)
- PBRL (phase balance current relay)

NOTE

Actual instantiation of these objects is determined by the number of the corresponding elements present in the L90 as per the ‘product order code’.

Table C–8: CT RATIO INFORMATION – ctRATO

OBJECT NAME	CLASS	RWECS	DESCRIPTION
PhsARat	RATIO	rw	Primary/secondary winding ratio
NeutARat	RATIO	rw	Primary/secondary winding ratio
LN	d	rw	Description for brick (current bank ID)

Table C–9: VT RATIO INFORMATION – vtRATO

OBJECT NAME	CLASS	RWECS	DESCRIPTION
PhsVRat	RATIO	rw	Primary/secondary winding ratio
LN	d	rw	Description for brick (current bank ID)

NOTE

Actual instantiation of ctRATO and vtRATO objects is as follows:

1 ctRATO per Source (as determined from the product order code).
1 vtRATO per Source (as determined from the product order code).

Table C–10: RECLOSING RELAY – RREC

FC	OBJECT NAME	CLASS	RWECS	DESCRIPTION
ST	Out	BOOL	r	1 = Element operated, 0 = Element not operated
	FctDS	SIT	r	Function is enabled/disabled
	PuGrp	INT8U	r	Settings group selected for use
SG	ReclSeq	SHOTS	rw	Reclosing Sequence
CO	EnaDisFct	DCO	w	1 = Element function enabled, 0 = disabled
	RsTar	BO	w	Reset ALL Elements/Targets
	RsLat	BO	w	Reset ALL Elements/Targets
CF	ReclSeq	ACF	rw	Configuration for RREC.SG
DC	LN	d	rw	Description for brick
	ElementSt	d	r	Element state string

NOTE

Actual instantiation of RREC objects is determined by the number of autoreclose elements present in the L90 as per the product order code.

Also note that the Shots class data (i.e. Tmr1, Tmr2, Tmr3, Tmr4, RsTmr) is specified to be of type INT16S (16 bit signed integer); this data type is not large enough to properly display the full range of these settings from the L90. Numbers larger than 32768 will be displayed incorrectly.

Table C–11: CIRCUIT BREAKER – XCBR

FC	OBJECT NAME	CLASS	RWECS	DESCRIPTION
ST	SwDS	SIT	rw	Switch Device Status
	SwPoleDS	BSTR8	rw	Switch Pole Device Status
	PwrSupSt	SIG	rw	Health of the power supply
	PresSt	SIT	rw	The condition of the insulating medium pressure
	PoleDiscSt	SI	rw	All CB poles did not operate within time interval
	TrpCoil	SI	rw	Trip coil supervision
CO	ODSw	DCO	rw	The command to open/close the switch
CF	ODSwSBO	SBOCF	rw	Configuration for all included XCBR.CO
DC	LN	d	rw	Description for brick
RP	brcbST	BasRCB	rw	Controls reporting of Status Points

NOTE

Actual instantiation of XCBR objects is determined by the number of breaker control elements present in the L90 as per the product order code.

C.1.3 UCA REPORTING

A built-in TCP/IP connection timeout of two minutes is employed by the UR to detect "dead" connections. If there is no data traffic on a TCP connection for greater than two minutes, the connection will be aborted by the UR. This frees up the connection to be used by other clients. Therefore, when using UCA reporting, clients should configure BasRCB objects such that an integrity report will be issued at least every 2 minutes (120000 ms). This ensures that the UR will not abort the connection. If other MMS data is being polled on the same connection at least once every 2 minutes, this timeout will not apply.

D.1.1 INTEROPERABILITY DOCUMENT

This document is adapted from the IEC 60870-5-104 standard. For ths section the boxes indicate the following: ☒ – used in standard direction; ☐ – not used; ■ – cannot be selected in IEC 60870-5-104 standard.

1. SYSTEM OR DEVICE:

- ☐ System Definition
- ☐ Controlling Station Definition (Master)
- ☒ **Controlled Station Definition (Slave)**

2. NETWORK CONFIGURATION:

- ■ ~~Point-to-Point~~
- ■ ~~Multiple Point-to-Point~~
- ■ ~~Multipoint~~
- ■ ~~Multipoint Star~~

3. PHYSICAL LAYER

Transmission Speed (control direction):

Unbalanced Interchange Circuit V.24/V.28 Standard:	Unbalanced Interchange Circuit V.24/V.28 Recommended if >1200 bits/s:	Balanced Interchange Circuit X.24/X.27:
■ ~~100 bits/sec.~~ ■ ~~200 bits/sec.~~ ■ ~~300 bits/sec.~~ ■ ~~600 bits/sec.~~ ■ ~~1200 bits/sec.~~	■ ~~2400 bits/sec.~~ ■ ~~4800 bits/sec.~~ ■ ~~9600 bits/sec.~~	■ ~~2400 bits/sec.~~ ■ ~~4800 bits/sec.~~ ■ ~~9600 bits/sec.~~ ■ ~~19200 bits/sec.~~ ■ ~~38400 bits/sec.~~ ■ ~~56000 bits/sec.~~ ■ ~~64000 bits/sec.~~

Transmission Speed (monitor direction):

Unbalanced Interchange Circuit V.24/V.28 Standard:	Unbalanced Interchange Circuit V.24/V.28 Recommended if >1200 bits/s:	Balanced Interchange Circuit X.24/X.27:
■ ~~100 bits/sec.~~ ■ ~~200 bits/sec.~~ ■ ~~300 bits/sec.~~ ■ ~~600 bits/sec.~~ ■ ~~1200 bits/sec.~~	■ ~~2400 bits/sec.~~ ■ ~~4800 bits/sec.~~ ■ ~~9600 bits/sec.~~	■ ~~2400 bits/sec.~~ ■ ~~4800 bits/sec.~~ ■ ~~9600 bits/sec.~~ ■ ~~19200 bits/sec.~~ ■ ~~38400 bits/sec.~~ ■ ~~56000 bits/sec.~~ ■ ~~64000 bits/sec.~~

4. LINK LAYER

Link Transmission Procedure:	Address Field of the Link:
■ ~~Balanced Transmision~~ ■ ~~Unbalanced Transmission~~	■ ~~Not Present (Balanced Transmission Only)~~ ■ ~~One Octet~~ ■ ~~Two Octets~~ ■ ~~Structured~~ ■ ~~Unstructured~~
Frame Length (maximum length, number of octets): Not selectable in companion IEC 60870-5-104 standard	

When using an unbalanced link layer, the following ADSU types are returned in class 2 messages (low priority) with the indicated causes of transmission:

- ~~The standard assignment of ADSUs to class 2 messages is used as follows~~:
- ~~A special assignment of ADSUs to class 2 messages is used as follows~~:

5. APPLICATION LAYER

Transmission Mode for Application Data:
Mode 1 (least significant octet first), as defined in Clause 4.10 of IEC 60870-5-4, is used exclusively in this companion stanadard.

Common Address of ADSU:

- ~~One Octet~~
- ☒ Two Octets

Information Object Address:

- ~~One Octet~~
- ~~Two Octets~~
- ☒ Three Octets
- ☒ Structured
- ☒ Unstructured

Cause of Transmission:

- ~~One Octet~~
- ☒ Two Octets (with originator address). Originator address is set to zero if not used.

Maximum Length of APDU: 253 (the maximum length may be reduced by the system.

Selection of standard ASDUs:

For the following lists, the boxes indicate the following: ☒ – used in standard direction; ☐ – not used; ■ – cannot be selected in IEC 60870-5-104 standard.

Process information in monitor direction

☒ <1> := Single-point information	M_SP_NA_1
■ ~~<2> := Single-point information with time tag~~	~~M_SP_TA_1~~
☐ <3> := Double-point information	M_DP_NA_1
■ ~~<4> := Double-point information with time tag~~	~~M_DP_TA_1~~
☐ <5> := Step position information	M_ST_NA_1
■ ~~<6> := Step position information with time tag~~	~~M_ST_TA_1~~
☐ <7> := Bitstring of 32 bits	M_BO_NA_1
■ ~~<8> := Bitstring of 32 bits with time tag~~	~~M_BO_TA_1~~
☐ <9> := Measured value, normalized value	M_ME_NA_1
■ ~~<10> := Measured value, normalized value with time tag~~	~~M_NE_TA_1~~
☐ <11> := Measured value, scaled value	M_ME_NB_1
■ ~~<12> := Measured value, scaled value with time tag~~	~~M_NE_TB_1~~
☒ <13> := Measured value, short floating point value	M_ME_NC_1
■ ~~<14> := Measured value, short floating point value with time tag~~	~~M_NE_TC_1~~
☒ <15> := Integrated totals	M_IT_NA_1
■ ~~<16> := Integrated totals with time tag~~	~~M_IT_TA_1~~
■ ~~<17> := Event of protection equipment with time tag~~	~~M_EP_TA_1~~
■ ~~<18> := Packed start events of protection equipment with time tag~~	~~M_EP_TB_1~~
■ ~~<19> := Packed output circuit information of protection equipment with time tag~~	~~M_EP_TC_1~~
☐ <20> := Packed single-point information with status change detection	M_SP_NA_1

☐ <21> := Measured value, normalized value without quantity descriptor	M_ME_ND_1
☒ <30> := Single-point information with time tag CP56Time2a	M_SP_TB_1
☐ <31> := Double-point information wiht time tag CP56Time2a	M_DP_TB_1
☐ <32> := Step position information with time tag CP56Time2a	M_ST_TB_1
☐ <33> := Bitstring of 32 bits with time tag CP56Time2a	M_BO_TB_1
☐ <34> := Measured value, normalized value with time tag CP56Time2a	M_ME_TD_1
☐ <35> := Measured value, scaled value with time tag CP56Time2a	M_ME_TE_1
☐ <36> := Measured value, short floating point value with time tag CP56Time2a	M_ME_TF_1
☒ <37> := Integrated totals with time tag CP56Time2a	M_IT_TB_1
☐ <38> := Event of protection equipment with time tag CP56Time2a	M_EP_TD_1
☐ <39> := Packed start events of protection equipment with time tag CP56Time2a	M_EP_TE_1
☐ <40> := Packed output circuit information of protection equipment with time tag CP56Time2a	M_EP_TF_1

Either the ASDUs of the set <2>, <4>, <6>, <8>, <10>, <12>, <14>, <16>, <17>, <18>, and <19> or of the set <30> to <40> are used.

Process information in control direction

☒ <45> := Single command	C_SC_NA_1
☐ <46> := Double command	C_DC_NA_1
☐ <47> := Regulating step command	C_RC_NA_1
☐ <48> := Set point command, normalized value	C_SE_NA_1
☐ <49> := Set point command, scaled value	C_SE_NB_1
☐ <50> := Set point command, short floating point value	C_SE_NC_1
☐ <51> := Bitstring of 32 bits	C_BO_NA_1
☒ <58> := Single command with time tag CP56Time2a	C_SC_TA_1
☐ <59> := Double command with time tag CP56Time2a	C_DC_TA_1
☐ <60> := Regulating step command with time tag CP56Time2a	C_RC_TA_1
☐ <61> := Set point command, normalized value with time tag CP56Time2a	C_SE_TA_1
☐ <62> := Set point command, scaled value with time tag CP56Time2a	C_SE_TB_1
☐ <63> := Set point command, short floating point value with time tag CP56Time2a	C_SE_TC_1
☐ <64> := Bitstring of 32 bits with time tag CP56Time2a	C_BO_TA_1

Either the ASDUs of the set <45> to <51> or of the set <58> to <64> are used.

System information in monitor direction

☒ <70> := End of initialization	M_EI_NA_1

System information in control direction

☒ <100> := Interrogation command	C_IC_NA_1
☒ <101> := Counter interrogation command	C_CI_NA_1
☒ <102> := Read command	C_RD_NA_1
☒ <103> := Clock synchronization command (see Clause 7.6 in standard)	C_CS_NA_1
☐ ~~<104> := Test command~~	~~C_TS_NA_1~~
☒ <105> := Reset process command	C_RP_NA_1
☐ <106> := Delay acquisition command	C_CD_NA_1
☒ <107> := Test command with time tag CP56Time2a	C_TS_TA_1

Parameter in control direction

- ☐ <110> := Parameter of measured value, normalized value — PE_ME_NA_1
- ☐ <111> := Parameter of measured value, scaled value — PE_ME_NB_1
- ☒ <112> := Parameter of measured value, short floating point value — PE_ME_NC_1
- ☐ <113> := Parameter activation — PE_AC_NA_1

File transfer

- ☐ <120> := File Ready — F_FR_NA_1
- ☐ <121> := Section Ready — F_SR_NA_1
- ☐ <122> := Call directory, select file, call file, call section — F_SC_NA_1
- ☐ <123> := Last section, last segment — F_LS_NA_1
- ☐ <124> := Ack file, ack section — F_AF_NA_1
- ☐ <125> := Segment — F_SG_NA_1
- ☐ <126> := Directory (blank or X, available only in monitor [standard] direction) — C_CD_NA_1

Type identifier and cause of transmission assignments

(station-specific parameters)

In the following table:

- Shaded boxes are not required.
- Black boxes are not permitted in this companion standard.
- Blank boxes indicate functions or ASDU not used.
- '**X**' if only used in the standard direction

TYPE IDENTIFICATION		CAUSE OF TRANSMISSION																		
		PERIODIC, CYCLIC	BACKGROUND SCAN	SPONTANEOUS	INITIALIZED	REQUEST OR REQUESTED	ACTIVATION	ACTIVATION CONFIRMATION	DEACTIVATION	DEACTIVATION CONFIRMATION	ACTIVATION TERMINATION	RETURN INFO CAUSED BY LOCAL CMD	FILE TRANSFER	INTERROGATED BY GROUP <NUMBER>	REQUEST BY GROUP <N> COUNTER REQ	UNKNOWN TYPE IDENTIFICATION	UNKNOWN CAUSE OF TRANSMISSION	UNKNOWN COMMON ADDRESS OF ADSU	UNKNOWN INFORMATION OBJECT ADDR	UNKNOWN INFORMATION OBJECT ADDR
NO.	MNEMONIC	1	2	3	4	5	6	7	8	9	10	11	12	13	20 to 36	37 to 41	44	45	46	47
<1>	M_SP_NA_1			X		X						X	X		X					
<2>	M_SP_TA_1			■		■						■	■							
<3>	M_DP_NA_1																			
<4>	M_DP_TA_1			■		■						■	■							
<5>	M_ST_NA_1																			
<6>	M_ST_TA_1			■		■						■	■							
<7>	M_BO_NA_1																			
<8>	M_BO_TA_1			■		■														

TYPE IDENTIFICATION		CAUSE OF TRANSMISSION																	
		PERIODIC, CYCLIC	BACKGROUND SCAN	SPONTANEOUS	INITIALIZED	REQUEST OR REQUESTED	ACTIVATION	ACTIVATION CONFIRMATION	DEACTIVATION	DEACTIVATION CONFIRMATION	ACTIVATION TERMINATION	RETURN INFO CAUSED BY LOCAL CMD	FILE TRANSFER	INTERROGATED BY GROUP <NUMBER>	REQUEST BY GROUP <N> COUNTER REQ	UNKNOWN TYPE IDENTIFICATION	UNKNOWN CAUSE OF TRANSMISSION	UNKNOWN COMMON ADDRESS OF ADSU	UNKNOWN INFORMATION OBJECT ADDR	UNKNOWN INFORMATION OBJECT ADDR
NO.	MNEMONIC	1	2	3	4	5	6	7	8	9	10	11	12	13	20 to 36	37 to 41	44	45	46	47
<9>	M_ME_NA_1																			
<10>	M_ME_TA_1																			
<11>	M_ME_NB_1																			
<12>	M_ME_TB_1																			
<13>	M_ME_NC_1	X		X		X									X					
<14>	M_ME_TC_1																			
<15>	M_IT_NA_1			X												X				
<16>	M_IT_TA_1																			
<17>	M_EP_TA_1																			
<18>	M_EP_TB_1																			
<19>	M_EP_TC_1																			
<20>	M_PS_NA_1																			
<21>	M_ME_ND_1																			
<30>	M_SP_TB_1			X								X	X							
<31>	M_DP_TB_1																			
<32>	M_ST_TB_1																			
<33>	M_BO_TB_1																			
<34>	M_ME_TD_1																			
<35>	M_ME_TE_1																			
<36>	M_ME_TF_1																			
<37>	M_IT_TB_1			X												X				
<38>	M_EP_TD_1																			
<39>	M_EP_TE_1																			
<40>	M_EP_TF_1																			
<45>	C_SC_NA_1						X	X	X	X	X									
<46>	C_DC_NA_1																			
<47>	C_RC_NA_1																			
<48>	C_SE_NA_1																			
<49>	C_SE_NB_1																			

D

TYPE IDENTIFICATION		CAUSE OF TRANSMISSION																		
		PERIODIC, CYCLIC	BACKGROUND SCAN	SPONTANEOUS	INITIALIZED	REQUEST OR REQUESTED	ACTIVATION	ACTIVATION CONFIRMATION	DEACTIVATION	DEACTIVATION CONFIRMATION	ACTIVATION TERMINATION	RETURN INFO CAUSED BY LOCAL CMD	FILE TRANSFER	INTERROGATED BY GROUP <NUMBER>	REQUEST BY GROUP <N> COUNTER REQ	UNKNOWN TYPE IDENTIFICATION	UNKNOWN CAUSE OF TRANSMISSION	UNKNOWN COMMON ADDRESS OF ADSU	UNKNOWN INFORMATION OBJECT ADDR	UNKNOWN INFORMATION OBJECT ADDR
NO.	MNEMONIC	1	2	3	4	5	6	7	8	9	10	11	12	13	20 to 36	37 to 41	44	45	46	47
<50>	C_SE_NC_1																			
<51>	C_BO_NA_1																			
<58>	C_SC_TA_1						X	X	X	X	X									
<59>	C_DC_TA_1																			
<60>	C_RC_TA_1																			
<61>	C_SE_TA_1																			
<62>	C_SE_TB_1																			
<63>	C_SE_TC_1																			
<64>	C_BO_TA_1																			
<70>	M_EI_NA_1*)				X															
<100>	C_IC_NA_1						X	X	X	X	X									
<101>	C_CI_NA_1						X	X			X									
<102>	C_RD_NA_1					X														
<103>	C_CS_NA_1			X			X	X												
<104>	C_TS_NA_1																			
<105>	C_RP_NA_1						X	X												
<106>	C_CD_NA_1																			
<107>	C_TS_TA_1																			
<110>	P_ME_NA_1																			
<111>	P_ME_NB_1																			
<112>	P_ME_NC_1						X	X							X					
<113>	P_AC_NA_1																			
<120>	F_FR_NA_1																			
<121>	F_SR_NA_1																			
<122>	F_SC_NA_1																			
<123>	F_LS_NA_1																			
<124>	F_AF_NA_1																			
<125>	F_SG_NA_1																			
<126>	F_DR_TA_1*)																			

6. BASIC APPLICATION FUNCTIONS

Station Initialization:

☒ Remote initialization

Cyclic Data Transmission:

☒ Cyclic data transmission

Read Procedure:

☒ Read procedure

Spontaneous Transmission:

☒ Spontaneous transmission

Double transmission of information objects with cause of transmission spontaneous:

The following type identifications may be transmitted in succession caused by a single status change of an information object. The particular information object addresses for which double transmission is enabled are defined in a project-specific list.

☐ Single point information: M_SP_NA_1, M_SP_TA_1, M_SP_TB_1, and M_PS_NA_1

☐ Double point information: M_DP_NA_1, M_DP_TA_1, and M_DP_TB_1

☐ Step position information: M_ST_NA_1, M_ST_TA_1, and M_ST_TB_1

☐ Bitstring of 32 bits: M_BO_NA_1, M_BO_TA_1, and M_BO_TB_1 (if defined for a specific project)

☐ Measured value, normalized value: M_ME_NA_1, M_ME_TA_1, M_ME_ND_1, and M_ME_TD_1

☐ Measured value, scaled value: M_ME_NB_1, M_ME_TB_1, and M_ME_TE_1

☐ Measured value, short floating point number: M_ME_NC_1, M_ME_TC_1, and M_ME_TF_1

Station interrogation:

☒ Global

☒ Group 1	☒ Group 5	☒ Group 9	☒ Group 13
☒ Group 2	☒ Group 6	☒ Group 10	☒ Group 14
☒ Group 3	☒ Group 7	☒ Group 11	☒ Group 15
☒ Group 4	☒ Group 8	☒ Group 12	☒ Group 16

Clock synchronization:

☒ Clock synchronization (optional, see Clause 7.6)

Command transmission:

☒ Direct command transmission

☐ Direct setpoint command transmission

☒ Select and execute command

☐ Select and execute setpoint command

☒ C_SE ACTTERM used

☒ No additional definition

☒ Short pulse duration (duration determined by a system parameter in the outstation)

☒ Long pulse duration (duration determined by a system parameter in the outstation)

☒ Persistent output

☒ Supervision of maximum delay in command direction of commands and setpoint commands

Maximum allowable delay of commands and setpoint commands: **10 s**

Transmission of integrated totals:

- ☒ Mode A: Local freeze with spontaneous transmission
- ☒ Mode B: Local freeze with counter interrogation
- ☒ Mode C: Freeze and transmit by counter-interrogation commands
- ☒ Mode D: Freeze by counter-interrogation command, frozen values reported simultaneously

- ☒ Counter read
- ☒ Counter freeze without reset
- ☒ Counter freeze with reset
- ☒ Counter reset

- ☒ General request counter
- ☒ Request counter group 1
- ☒ Request counter group 2
- ☒ Request counter group 3
- ☒ Request counter group 4

Parameter loading:

- ☒ Threshold value
- ☐ Smoothing factor
- ☐ Low limit for transmission of measured values
- ☐ High limit for transmission of measured values

Parameter activation:

- ☐ Activation/deactivation of persistent cyclic or periodic transmission of the addressed object

Test procedure:

- ☐ Test procedure

File transfer:

File transfer in monitor direction:

- ☐ Transparent file
- ☐ Transmission of disturbance data of protection equipment
- ☐ Transmission of sequences of events
- ☐ Transmission of sequences of recorded analog values

File transfer in control direction:

- ☐ Transparent file

Background scan:

- ☐ Background scan

Acquisition of transmission delay:

- ■ ~~Acquisition of transmission delay~~

Definition of time outs:

PARAMETER	DEFAULT VALUE	REMARKS	SELECTED VALUE
t_0	30 s	Timeout of connection establishment	120 s
t_1	15 s	Timeout of send or test APDUs	15 s
t_2	10 s	Timeout for acknowlegements in case of no data messages $t_2 < t_1$	10 s
t_3	20 s	Timeout for sending test frames in case of a long idle state	20 s

Maximum range of values for all time outs: 1 to 255 s, accuracy 1 s

Maximum number of outstanding I-format APDUs *k* and latest acknowledge APDUs (*w*):

PARAMETER	DEFAULT VALUE	REMARKS	SELECTED VALUE
k	12 APDUs	Maximum difference receive sequence number to send state variable	12 APDUs
w	8 APDUs	Latest acknowledge after receiving *w* I-format APDUs	8 APDUs

Maximum range of values *k*: 1 to 32767 ($2^{15} - 1$) APDUs, accuracy 1 APDU

Maximum range of values *w*: 1 to 32767 APDUs, accuracy 1 APDU
Recommendation: *w* should not exceed two-thirds of *k*.

Portnumber:

PARAMETER	VALUE	REMARKS
Portnumber	2404	In all cases

RFC 2200 suite:

RFC 2200 is an official Internet Standard which describes the state of standardization of protocols used in the Internet as determined by the Internet Architecture Board (IAB). It offers a broad spectrum of actual standards used in the Internet. The suitable selection of documents from RFC 2200 defined in this standard for given projects has to be chosen by the user of this standard.

- ☒ Ethernet 802.3
- ☐ Serial X.21 interface
- ☐ Other selection(s) from RFC 2200 (list below if selected)

D.1.2 POINT LIST

Only Source 1 data points are shown in the following table. If the **NUMBER OF SOURCES IN MMENC1 LIST** setting is increased, data points for subsequent sources will be added to the list immediately following the Source 1 data points.

Table D–1: IEC 60870-5-104 POINTS (Sheet 1 of 4)

POINT	DESCRIPTION
M_ME_NC_1 Points	
2000	SRC 1 Phase A Current RMS
2001	SRC 1 Phase B Current RMS
2002	SRC 1 Phase C Current RMS
2003	SRC 1 Neutral Current RMS
2004	SRC 1 Phase A Current Magnitude
2005	SRC 1 Phase A Current Angle
2006	SRC 1 Phase B Current Magnitude
2007	SRC 1 Phase B Current Angle
2008	SRC 1 Phase C Current Magnitude
2009	SRC 1 Phase C Current Angle
2010	SRC 1 Neutral Current Magnitude
2011	SRC 1 Neutral Current Angle
2012	SRC 1 Ground Current RMS
2013	SRC 1 Ground Current Magnitude
2014	SRC 1 Ground Current Angle
2015	SRC 1 Zero Sequence Current Magnitude
2016	SRC 1 Zero Sequence Current Angle
2017	SRC 1 Positive Sequence Current Magnitude
2018	SRC 1 Positive Sequence Current Angle
2019	SRC 1 Negative Sequence Current Magnitude
2020	SRC 1 Negative Sequence Current Angle
2021	SRC 1 Differential Ground Current Magnitude
2022	SRC 1 Differential Ground Current Angle
2023	SRC 1 Phase AG Voltage RMS
2024	SRC 1 Phase BG Voltage RMS
2025	SRC 1 Phase CG Voltage RMS
2026	SRC 1 Phase AG Voltage Magnitude
2027	SRC 1 Phase AG Voltage Angle
2028	SRC 1 Phase BG Voltage Magnitude
2029	SRC 1 Phase BG Voltage Angle
2030	SRC 1 Phase CG Voltage Magnitude
2031	SRC 1 Phase CG Voltage Angle
2032	SRC 1 Phase AB Voltage RMS
2033	SRC 1 Phase BC Voltage RMS
2034	SRC 1 Phase CA Voltage RMS
2035	SRC 1 Phase AB Voltage Magnitude
2036	SRC 1 Phase AB Voltage Angle
2037	SRC 1 Phase BC Voltage Magnitude
2038	SRC 1 Phase BC Voltage Angle
2039	SRC 1 Phase CA Voltage Magnitude
2040	SRC 1 Phase CA Voltage Angle
2041	SRC 1 Auxiliary Voltage RMS
2042	SRC 1 Auxiliary Voltage Magnitude
2043	SRC 1 Auxiliary Voltage Angle
2044	SRC 1 Zero Sequence Voltage Magnitude

Table D–1: IEC 60870-5-104 POINTS (Sheet 2 of 4)

POINT	DESCRIPTION
2045	SRC 1 Zero Sequence Voltage Angle
2046	SRC 1 Positive Sequence Voltage Magnitude
2047	SRC 1 Positive Sequence Voltage Angle
2048	SRC 1 Negative Sequence Voltage Magnitude
2049	SRC 1 Negative Sequence Voltage Angle
2050	SRC 1 Three Phase Real Power
2051	SRC 1 Phase A Real Power
2052	SRC 1 Phase B Real Power
2053	SRC 1 Phase C Real Power
2054	SRC 1 Three Phase Reactive Power
2055	SRC 1 Phase A Reactive Power
2056	SRC 1 Phase B Reactive Power
2057	SRC 1 Phase C Reactive Power
2058	SRC 1 Three Phase Apparent Power
2059	SRC 1 Phase A Apparent Power
2060	SRC 1 Phase B Apparent Power
2061	SRC 1 Phase C Apparent Power
2062	SRC 1 Three Phase Power Factor
2063	SRC 1 Phase A Power Factor
2064	SRC 1 Phase B Power Factor
2065	SRC 1 Phase C Power Factor
2066	SRC 1 Positive Watthour
2067	SRC 1 Negative Watthour
2068	SRC 1 Positive Varhour
2069	SRC 1 Negative Varhour
2070	SRC 1 Frequency
2071	SRC 1 Demand Ia
2072	SRC 1 Demand Ib
2073	SRC 1 Demand Ic
2074	SRC 1 Demand Watt
2075	SRC 1 Demand Var
2076	SRC 1 Demand Va
2077	Breaker 1 Arcing Amp Phase A
2078	Breaker 1 Arcing Amp Phase B
2079	Breaker 1 Arcing Amp Phase C
2080	Breaker 2 Arcing Amp Phase A
2081	Breaker 2 Arcing Amp Phase B
2082	Breaker 2 Arcing Amp Phase C
2083	Synchrocheck 1 Delta Voltage
2084	Synchrocheck 1 Delta Frequency
2085	Synchrocheck 1 Delta Phase
2086	Synchrocheck 2 Delta Voltage
2087	Synchrocheck 2 Delta Frequency
2088	Synchrocheck 2 Delta Phase
2089	Local IA Magnitude
2090	Local IB Magnitude

Table D–1: IEC 60870-5-104 POINTS (Sheet 3 of 4)

POINT	DESCRIPTION
2091	Local IC Magnitude
2092	Remote1 IA Magnitude
2093	Remote1 IB Magnitude
2094	Remote1 IC Magnitude
2095	Remote2 IA Magnitude
2096	Remote2 IB Magnitude
2097	Remote2 IC Magnitude
2098	Differential Current IA Magnitude
2099	Differential Current IB Magnitude
2100	Differential Current IC Magnitude
2101	Local IA Angle
2102	Local IB Angle
2103	Local IC Angle
2104	Remote1 IA Angle
2105	Remote1 IB Angle
2106	Remote1 IC Angle
2107	Remote2 IA Angle
2108	Remote2 IB Angle
2109	Remote2 IC Angle
2110	Differential Current IA Angle
2111	Differential Current IB Angle
2112	Differential Current IC Angle
2113	Op Square Current IA
2114	Op Square Current IB
2115	Op Square Current IC
2116	Restraint Square Current IA
2117	Restraint Square Current IB
2118	Restraint Square Current IC
2119	Tracking Frequency
2120	FlexElement 1 Actual
2121	FlexElement 2 Actual
2122	FlexElement 3 Actual
2123	FlexElement 4 Actual
2124	FlexElement 5 Actual
2125	FlexElement 6 Actual
2126	FlexElement 7 Actual
2127	FlexElement 8 Actual
2128	FlexElement 9 Actual
2129	FlexElement 10 Actual
2130	FlexElement 11 Actual
2131	FlexElement 12 Actual
2132	FlexElement 13 Actual
2133	FlexElement 14 Actual
2134	FlexElement 15 Actual
2135	FlexElement 16 Actual
2136	Current Setting Group
P_ME_NC_1 Points	
5000 - 5136	Threshold values for M_ME_NC_1 points
M_SP_NA_1 Points	
100 - 115	Virtual Input States[0]
116 - 131	Virtual Input States[1]
132 - 147	Virtual Output States[0]

Table D–1: IEC 60870-5-104 POINTS (Sheet 4 of 4)

POINT	DESCRIPTION
148 - 163	Virtual Output States[1]
164 - 179	Virtual Output States[2]
180 - 195	Virtual Output States[3]
196 - 211	Contact Input States[0]
212 - 227	Contact Input States[1]
228 - 243	Contact Input States[2]
244 - 259	Contact Input States[3]
260 - 275	Contact Input States[4]
276 - 291	Contact Input States[5]
292 - 307	Contact Output States[0]
308 - 323	Contact Output States[1]
324 - 339	Contact Output States[2]
340 - 355	Contact Output States[3]
356 - 371	Remote Input x States[0]
372 - 387	Remote Input x States[1]
388 - 403	Remote Device x States
404 - 419	LED Column x State[0]
420 - 435	LED Column x State[1]
C_SC_NA_1 Points	
1100 - 1115	Virtual Input States[0] - No Select Required
1116 - 1131	Virtual Input States[1] - Select Required
M_IT_NA_1 Points	
4000	Digital Counter 1 Value
4001	Digital Counter 2 Value
4002	Digital Counter 3 Value
4003	Digital Counter 4 Value
4004	Digital Counter 5 Value
4005	Digital Counter 6 Value
4006	Digital Counter 7 Value
4007	Digital Counter 8 Value

D

E.1.1 DEVICE PROFILE DOCUMENT

The following table provides a 'Device Profile Document' in the standard format defined in the DNP 3.0 Subset Definitions Document.

Table E–1: DNP V3.00 DEVICE PROFILE (Sheet 1 of 3)

(Also see the IMPLEMENTATION TABLE in the following section)	
Vendor Name: **General Electric Multilin**	
Device Name: **UR Series Relay**	
Highest DNP Level Supported: For Requests: **Level 2** For Responses: **Level 2**	**Device Function:** ☐ Master ☒ **Slave**
Notable objects, functions, and/or qualifiers supported in addition to the Highest DNP Levels Supported (the complete list is described in the attached table): **Binary Inputs (Object 1)** **Binary Input Changes (Object 2)** **Binary Outputs (Object 10)** **Binary Counters (Object 20)** **Frozen Counters (Object 21)** **Counter Change Event (Object 22)** **Frozen Counter Event (Object 23)** **Analog Inputs (Object 30)** **Analog Input Changes (Object 32)** **Analog Deadbands (Object 34)**	
Maximum Data Link Frame Size (octets): Transmitted: **292** Received: **292**	**Maximum Application Fragment Size (octets):** Transmitted: **240** Received: **2048**
Maximum Data Link Re-tries: ☐ **None** ☒ Fixed at 2 ☐ Configurable	**Maximum Application Layer Re-tries:** ☒ None ☐ Configurable
Requires Data Link Layer Confirmation: ☒ Never ☐ Always ☐ Sometimes ☐ Configurable	

Table E–1: DNP V3.00 DEVICE PROFILE (Sheet 2 of 3)

Requires Application Layer Confirmation:

- ☐ Never
- ☐ Always
- ☒ When reporting Event Data
- ☒ When sending multi-fragment responses
- ☐ Sometimes
- ☐ Configurable

Timeouts while waiting for:

Data Link Confirm:	☐ None	☒ **Fixed at 3 s**	☐ Variable	☐ Configurable
Complete Appl. Fragment:	☒ **None**	☐ Fixed at ____	☐ Variable	☐ Configurable
Application Confirm:	☐ None	☒ **Fixed at 4 s**	☐ Variable	☐ Configurable
Complete Appl. Response:	☒ **None**	☐ Fixed at ____	☐ Variable	☐ Configurable

Others:

Transmission Delay:	**No intentional delay**
Inter-character Timeout:	**50 ms**
Need Time Delay:	**Configurable (default = 24 hrs.)**
Select/Operate Arm Timeout:	**10 s**
Binary input change scanning period:	**8 times per power system cycle**
Packed binary change process period:	**1 s**
Analog input change scanning period:	**500 ms**
Counter change scanning period:	**500 ms**
Frozen counter event scanning period:	**500 ms**
Unsolicited response notification delay:	**500 ms**
Unsolicited response retry delay	**configurable 0 to 60 sec.**

Sends/Executes Control Operations:

WRITE Binary Outputs	☒ **Never**	☐ Always	☐ Sometimes	☐ Configurable
SELECT/OPERATE	☐ Never	☒ **Always**	☐ Sometimes	☐ Configurable
DIRECT OPERATE	☐ Never	☒ **Always**	☐ Sometimes	☐ Configurable
DIRECT OPERATE – NO ACK	☐ Never	☒ **Always**	☐ Sometimes	☐ Configurable

Count > 1	☒ **Never**	☐ Always	☐ Sometimes	☐ Configurable
Pulse On	☐ Never	☐ Always	☒ **Sometimes**	☐ Configurable
Pulse Off	☐ Never	☐ Always	☒ **Sometimes**	☐ Configurable
Latch On	☐ Never	☐ Always	☒ **Sometimes**	☐ Configurable
Latch Off	☐ Never	☐ Always	☒ **Sometimes**	☐ Configurable
Queue	☒ **Never**	☐ Always	☐ Sometimes	☐ Configurable
Clear Queue	☒ **Never**	☐ Always	☐ Sometimes	☐ Configurable

Explanation of 'Sometimes': Object 12 points are mapped to UR Virtual Inputs. The persistence of Virtual Inputs is determined by the **VIRTUAL INPUT X TYPE** settings. Both "Pulse On" and "Latch On" operations perform the same function in the UR; that is, the appropriate Virtual Input is put into the "On" state. If the Virtual Input is set to "Self-Reset", it will reset after one pass of FlexLogic™. The On/Off times and Count value are ignored. "Pulse Off" and "Latch Off" operations put the appropriate Virtual Input into the "Off" state. "Trip" and "Close" operations both put the appropriate Virtual Input into the "On" state.

Table E–1: DNP V3.00 DEVICE PROFILE (Sheet 3 of 3)

Reports Binary Input Change Events when no specific variation requested: ❒ Never ☒ **Only time-tagged** ❒ Only non-time-tagged ❒ Configurable	**Reports time-tagged Binary Input Change Events when no specific variation requested:** ❒ Never ☒ Binary Input Change With Time ❒ Binary Input Change With Relative Time ❒ Configurable (attach explanation)
Sends Unsolicited Responses: ❒ **Never** ☒ Configurable ❒ Only certain objects ❒ Sometimes (attach explanation) ☒ ENABLE/DISABLE unsolicited Function codes supported	**Sends Static Data in Unsolicited Responses:** ☒ Never ❒ When Device Restarts ❒ When Status Flags Change No other options are permitted.
Default Counter Object/Variation: ❒ No Counters Reported ❒ Configurable (attach explanation) ☒ **Default Object: 20** **Default Variation: 1** ☒ **Point-by-point list attached**	**Counters Roll Over at:** ❒ No Counters Reported ❒ Configurable (attach explanation) ☒ **16 Bits (Counter 8)** ☒ **32 Bits (Counters 0 to 7, 9)** ❒ Other Value: _____ ☒ **Point-by-point list attached**
Sends Multi-Fragment Responses: ☒ **Yes** ❒ No	

E.1.2 IMPLEMENTATION TABLE

The following table identifies the variations, function codes, and qualifiers supported by the UR in both request messages and in response messages. For static (non-change-event) objects, requests sent with qualifiers 00, 01, 06, 07, or 08, will be responded with qualifiers 00 or 01. Static object requests sent with qualifiers 17 or 28 will be responded with qualifiers 17 or 28. For change-event objects, qualifiers 17 or 28 are always responded.

Table E–2: IMPLEMENTATION TABLE (Sheet 1 of 4)

OBJECT			REQUEST		RESPONSE	
OBJECT NO.	VARIATION NO.	DESCRIPTION	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)
1	0	Binary Input (Variation 0 is used to request default variation)	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)		
	1	Binary Input	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
	2	Binary Input with Status *(default – see Note 1)*	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
2	0	Binary Input Change (Variation 0 is used to request default variation)	1 (read)	06 (no range, or all) 07, 08 (limited quantity)		
	1	Binary Input Change without Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	2	Binary Input Change with Time *(default – see Note 1)*	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response 130 (unsol. resp.)	17, 28 (index)
	3 (parse only)	Binary Input Change with Relative Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)		
10	0	Binary Output Status (Variation 0 is used to request default variation)	1 (read)	00, 01(start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)		
	2	Binary Output Status *(default – see Note 1)*	1 (read)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
12	1	Control Relay Output Block	3 (select) 4 (operate) 5 (direct op) 6 (dir. op, noack)	00, 01 (start-stop) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	echo of request
20	0	Binary Counter (Variation 0 is used to request default variation)	1 (read) 7 (freeze) 8 (freeze noack) 9 (freeze clear) 10 (frz. cl. noack) 22 (assign class)	00, 01(start-stop) 06(no range, or all) 07, 08(limited quantity) 17, 28(index)		
	1	32-Bit Binary Counter *(default – see Note 1)*	1 (read) 7 (freeze) 8 (freeze noack) 9 (freeze clear) 10 (frz. cl. noack) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*

Note 1: A Default variation refers to the variation responded when variation 0 is requested and/or in class 0, 1, 2, or 3 scans. Type 30 (Analog Input) data is limited to data that is actually possible to be used in the UR, based on the product order code. For example, Signal Source data from source numbers that cannot be used is not included. This optimizes the class 0 poll data size.

Note 2: For static (non-change-event) objects, qualifiers 17 or 28 are only responded when a request is sent with qualifiers 17 or 28, respectively. Otherwise, static object requests sent with qualifiers 00, 01, 06, 07, or 08, will be responded with qualifiers 00 or 01 (for change-event objects, qualifiers 17 or 28 are always responded.)

Note 3: Cold restarts are implemented the same as warm restarts – the UR is not restarted, but the DNP process is restarted.

Table E–2: IMPLEMENTATION TABLE (Sheet 2 of 4)

OBJECT			REQUEST		RESPONSE	
OBJECT NO.	VARIATION NO.	DESCRIPTION	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)
20 cont'd	2	16-Bit Binary Counter	1 (read) 7 (freeze) 8 (freeze noack) 9 (freeze clear) 10 (frz. cl. noack) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
	5	32-Bit Binary Counter without Flag	1 (read) 7 (freeze) 8 (freeze noack) 9 (freeze clear) 10 (frz. cl. noack) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
	6	16-Bit Binary Counter without Flag	1 (read) 7 (freeze) 8 (freeze noack) 9 (freeze clear) 10 (frz. cl. noack) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
21	0	Frozen Counter (Variation 0 is used to request default variation)	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)		
	1	32-Bit Frozen Counter *(default – see Note 1)*	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
	2	16-Bit Frozen Counter	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
	9	32-Bit Frozen Counter without Flag	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
	10	16-Bit Frozen Counter without Flag	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
22	0	Counter Change Event (Variation 0 is used to request default variation)	1 (read)	06 (no range, or all) 07, 08 (limited quantity)		
	1	32-Bit Counter Change Event *(default – see Note 1)*	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	2	16-Bit Counter Change Event	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	5	32-Bit Counter Change Event with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	6	16-Bit Counter Change Event with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
23	0	Frozen Counter Event (Variation 0 is used to request default variation)	1 (read)	06 (no range, or all) 07, 08 (limited quantity)		
	1	32-Bit Frozen Counter Event *(default – see Note 1)*	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	2	16-Bit Frozen Counter Event	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)

Note 1: A Default variation refers to the variation responded when variation 0 is requested and/or in class 0, 1, 2, or 3 scans. Type 30 (Analog Input) data is limited to data that is actually possible to be used in the UR, based on the product order code. For example, Signal Source data from source numbers that cannot be used is not included. This optimizes the class 0 poll data size.

Note 2: For static (non-change-event) objects, qualifiers 17 or 28 are only responded when a request is sent with qualifiers 17 or 28, respectively. Otherwise, static object requests sent with qualifiers 00, 01, 06, 07, or 08, will be responded with qualifiers 00 or 01 (for change-event objects, qualifiers 17 or 28 are always responded.)

Note 3: Cold restarts are implemented the same as warm restarts – the UR is not restarted, but the DNP process is restarted.

Table E–2: IMPLEMENTATION TABLE (Sheet 3 of 4)

OBJECT			REQUEST		RESPONSE	
OBJECT NO.	VARIATION NO.	DESCRIPTION	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)
23 cont'd	5	32-Bit Frozen Counter Event with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	6	16-Bit Frozen Counter Event with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
30	0	Analog Input (Variation 0 is used to request default variation)	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)		
	1	32-Bit Analog Input *(default – see Note 1)*	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
	2	16-Bit Analog Input	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
	3	32-Bit Analog Input without Flag	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
	4	16-Bit Analog Input without Flag	1 (read) 22 (assign class)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
	5	short floating point	1 (read) 22 (assign class)	00, 01 (start-stop) 06(no range, or all) 07, 08(limited quantity) 17, 28(index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
32	0	Analog Change Event (Variation 0 is used to request default variation)	1 (read)	06 (no range, or all) 07, 08 (limited quantity)		
	1	32-Bit Analog Change Event without Time *(default – see Note 1)*	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	2	16-Bit Analog Change Event without Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	3	32-Bit Analog Change Event with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	4	16-Bit Analog Change Event with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	5	short floating point Analog Change Event without Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
	7	short floating point Analog Change Event with Time	1 (read)	06 (no range, or all) 07, 08 (limited quantity)	129 (response) 130 (unsol. resp.)	17, 28 (index)
34	0	Analog Input Reporting Deadband (Variation 0 is used to request default variation)	1 (read)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)		
	1	16-bit Analog Input Reporting Deadband (default – see Note 1)	1 (read)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
			2 (write)	00, 01 (start-stop) 07, 08 (limited quantity) 17, 28 (index)		

Note 1: A Default variation refers to the variation responded when variation 0 is requested and/or in class 0, 1, 2, or 3 scans. Type 30 (Analog Input) data is limited to data that is actually possible to be used in the UR, based on the product order code. For example, Signal Source data from source numbers that cannot be used is not included. This optimizes the class 0 poll data size.

Note 2: For static (non-change-event) objects, qualifiers 17 or 28 are only responded when a request is sent with qualifiers 17 or 28, respectively. Otherwise, static object requests sent with qualifiers 00, 01, 06, 07, or 08, will be responded with qualifiers 00 or 01 (for change-event objects, qualifiers 17 or 28 are always responded.)

Note 3: Cold restarts are implemented the same as warm restarts – the UR is not restarted, but the DNP process is restarted.

Table E–2: IMPLEMENTATION TABLE (Sheet 4 of 4)

OBJECT			REQUEST		RESPONSE	
OBJECT NO.	VARIATION NO.	DESCRIPTION	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)	FUNCTION CODES (DEC)	QUALIFIER CODES (HEX)
34 cont'd	2	32-bit Analog Input Reporting Deadband	1 (read)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
			2 (write)	00, 01 (start-stop) 07, 08 (limited quantity) 17, 28 (index)		
	3	Short floating point Analog Input Reporting Deadband	1 (read)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
50	0	Time and Date	1 (read)	00, 01 (start-stop) 06 (no range, or all) 07, 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
	1	Time and Date (default – see Note 1)	1 (read) 2 (write)	00, 01 (start-stop) 06 (no range, or all) 07 (limited qty=1) 08 (limited quantity) 17, 28 (index)	129 (response)	00, 01 (start-stop) 17, 28 (index) *(see Note 2)*
52	2	Time Delay Fine			129 (response)	07 (limited quantity) (quantity = 1)
60	0	Class 0, 1, 2, and 3 Data	1 (read) 20 (enable unsol) 21 (disable unsol) 22 (assign class)	06 (no range, or all)		
	1	Class 0 Data	1 (read) 22 (assign class)	06 (no range, or all)		
	2	Class 1 Data	1 (read) 20 (enable unsol) 21 (disable unsol) 22 (assign class)	06 (no range, or all) 07, 08 (limited quantity)		
	3	Class 2 Data	1 (read) 20 (enable unsol) 21 (disable unsol) 22 (assign class)	06 (no range, or all) 07, 08 (limited quantity)		
	4	Class 3 Data	1 (read) 20 (enable unsol) 21 (disable unsol) 22 (assign class)	06 (no range, or all) 07, 08 (limited quantity)		
80	1	Internal Indications	2 (write)	00 (start-stop) (index must =7)		
---		No Object (function code only) *see Note 3*	13 (cold restart)			
---		No Object (function code only)	14 (warm restart)			
---		No Object (function code only)	23 (delay meas.)			

Note 1: A Default variation refers to the variation responded when variation 0 is requested and/or in class 0, 1, 2, or 3 scans. Type 30 (Analog Input) data is limited to data that is actually possible to be used in the UR, based on the product order code. For example, Signal Source data from source numbers that cannot be used is not included. This optimizes the class 0 poll data size.

Note 2: For static (non-change-event) objects, qualifiers 17 or 28 are only responded when a request is sent with qualifiers 17 or 28, respectively. Otherwise, static object requests sent with qualifiers 00, 01, 06, 07, or 08, will be responded with qualifiers 00 or 01 (for change-event objects, qualifiers 17 or 28 are always responded.)

Note 3: Cold restarts are implemented the same as warm restarts – the UR is not restarted, but the DNP process is restarted.

E.2.1 BINARY INPUTS

The following table lists both Binary Counters (Object 20) and Frozen Counters (Object 21). When a freeze function is performed on a Binary Counter point, the frozen value is available in the corresponding Frozen Counter point.

BINARY INPUT POINTS

Static (Steady-State) Object Number: **1**

Change Event Object Number: **2**

Request Function Codes supported: **1 (read), 22 (assign class)**

Static Variation reported when variation 0 requested: **2 (Binary Input with status)**

Change Event Variation reported when variation 0 requested: **2 (Binary Input Change with Time)**

Change Event Scan Rate: **8 times per power system cycle**

Change Event Buffer Size: **1000**

Table E–3: BINARY INPUTS (Sheet 1 of 10)

POINT INDEX	NAME/DESCRIPTION	CHANGE EVENT CLASS (1/2/3/NONE)
0	Virtual Input 1	2
1	Virtual Input 2	2
2	Virtual Input 3	2
3	Virtual Input 4	2
4	Virtual Input 5	2
5	Virtual Input 6	2
6	Virtual Input 7	2
7	Virtual Input 8	2
8	Virtual Input 9	2
9	Virtual Input 10	2
10	Virtual Input 11	2
11	Virtual Input 12	2
12	Virtual Input 13	2
13	Virtual Input 14	2
14	Virtual Input 15	2
15	Virtual Input 16	2
16	Virtual Input 17	2
17	Virtual Input 18	2
18	Virtual Input 19	2
19	Virtual Input 20	2
20	Virtual Input 21	2
21	Virtual Input 22	2
22	Virtual Input 23	2
23	Virtual Input 24	2
24	Virtual Input 25	2
25	Virtual Input 26	2
26	Virtual Input 27	2
27	Virtual Input 28	2
28	Virtual Input 29	2
29	Virtual Input 30	2
30	Virtual Input 31	2
31	Virtual Input 32	2

Table E–3: BINARY INPUTS (Sheet 2 of 10)

POINT INDEX	NAME/DESCRIPTION	CHANGE EVENT CLASS (1/2/3/NONE)
32	Virtual Output 1	2
33	Virtual Output 2	2
34	Virtual Output 3	2
35	Virtual Output 4	2
36	Virtual Output 5	2
37	Virtual Output 6	2
38	Virtual Output 7	2
39	Virtual Output 8	2
40	Virtual Output 9	2
41	Virtual Output 10	2
42	Virtual Output 11	2
43	Virtual Output 12	2
44	Virtual Output 13	2
45	Virtual Output 14	2
46	Virtual Output 15	2
47	Virtual Output 16	2
48	Virtual Output 17	2
49	Virtual Output 18	2
50	Virtual Output 19	2
51	Virtual Output 20	2
52	Virtual Output 21	2
53	Virtual Output 22	2
54	Virtual Output 23	2
55	Virtual Output 24	2
56	Virtual Output 25	2
57	Virtual Output 26	2
58	Virtual Output 27	2
59	Virtual Output 28	2
60	Virtual Output 29	2
61	Virtual Output 30	2
62	Virtual Output 31	2
63	Virtual Output 32	2

Table E–3: BINARY INPUTS (Sheet 3 of 10)

POINT INDEX	NAME/DESCRIPTION	CHANGE EVENT CLASS (1/2/3/NONE)
64	Virtual Output 33	2
65	Virtual Output 34	2
66	Virtual Output 35	2
67	Virtual Output 36	2
68	Virtual Output 37	2
69	Virtual Output 38	2
70	Virtual Output 39	2
71	Virtual Output 40	2
72	Virtual Output 41	2
73	Virtual Output 42	2
74	Virtual Output 43	2
75	Virtual Output 44	2
76	Virtual Output 45	2
77	Virtual Output 46	2
78	Virtual Output 47	2
79	Virtual Output 48	2
80	Virtual Output 49	2
81	Virtual Output 50	2
82	Virtual Output 51	2
83	Virtual Output 52	2
84	Virtual Output 53	2
85	Virtual Output 54	2
86	Virtual Output 55	2
87	Virtual Output 56	2
88	Virtual Output 57	2
89	Virtual Output 58	2
90	Virtual Output 59	2
91	Virtual Output 60	2
92	Virtual Output 61	2
93	Virtual Output 62	2
94	Virtual Output 63	2
95	Virtual Output 64	2
96	Contact Input 1	1
97	Contact Input 2	1
98	Contact Input 3	1
99	Contact Input 4	1
100	Contact Input 5	1
101	Contact Input 6	1
102	Contact Input 7	1
103	Contact Input 8	1
104	Contact Input 9	1
105	Contact Input 10	1
106	Contact Input 11	1
107	Contact Input 12	1
108	Contact Input 13	1
109	Contact Input 14	1
110	Contact Input 15	1
111	Contact Input 16	1
112	Contact Input 17	1

Table E–3: BINARY INPUTS (Sheet 4 of 10)

POINT INDEX	NAME/DESCRIPTION	CHANGE EVENT CLASS (1/2/3/NONE)
113	Contact Input 18	1
114	Contact Input 19	1
115	Contact Input 20	1
116	Contact Input 21	1
117	Contact Input 22	1
118	Contact Input 23	1
119	Contact Input 24	1
120	Contact Input 25	1
121	Contact Input 26	1
122	Contact Input 27	1
123	Contact Input 28	1
124	Contact Input 29	1
125	Contact Input 30	1
126	Contact Input 31	1
127	Contact Input 32	1
128	Contact Input 33	1
129	Contact Input 34	1
130	Contact Input 35	1
131	Contact Input 36	1
132	Contact Input 37	1
133	Contact Input 38	1
134	Contact Input 39	1
135	Contact Input 40	1
136	Contact Input 41	1
137	Contact Input 42	1
138	Contact Input 43	1
139	Contact Input 44	1
140	Contact Input 45	1
141	Contact Input 46	1
142	Contact Input 47	1
143	Contact Input 48	1
144	Contact Input 49	1
145	Contact Input 50	1
146	Contact Input 51	1
147	Contact Input 52	1
148	Contact Input 53	1
149	Contact Input 54	1
150	Contact Input 55	1
151	Contact Input 56	1
152	Contact Input 57	1
153	Contact Input 58	1
154	Contact Input 59	1
155	Contact Input 60	1
156	Contact Input 61	1
157	Contact Input 62	1
158	Contact Input 63	1
159	Contact Input 64	1
160	Contact Input 65	1
161	Contact Input 66	1

Table E–3: BINARY INPUTS (Sheet 5 of 10)

POINT INDEX	NAME/DESCRIPTION	CHANGE EVENT CLASS (1/2/3/NONE)
162	Contact Input 67	1
163	Contact Input 68	1
164	Contact Input 69	1
165	Contact Input 70	1
166	Contact Input 71	1
167	Contact Input 72	1
168	Contact Input 73	1
169	Contact Input 74	1
170	Contact Input 75	1
171	Contact Input 76	1
172	Contact Input 77	1
173	Contact Input 78	1
174	Contact Input 79	1
175	Contact Input 80	1
176	Contact Input 81	1
177	Contact Input 82	1
178	Contact Input 83	1
179	Contact Input 84	1
180	Contact Input 85	1
181	Contact Input 86	1
182	Contact Input 87	1
183	Contact Input 88	1
184	Contact Input 89	1
185	Contact Input 90	1
186	Contact Input 91	1
187	Contact Input 92	1
188	Contact Input 93	1
189	Contact Input 94	1
190	Contact Input 95	1
191	Contact Input 96	1
192	Contact Output 1	1
193	Contact Output 2	1
194	Contact Output 3	1
195	Contact Output 4	1
196	Contact Output 5	1
197	Contact Output 6	1
198	Contact Output 7	1
199	Contact Output 8	1
200	Contact Output 9	1
201	Contact Output 10	1
202	Contact Output 11	1
203	Contact Output 12	1
204	Contact Output 13	1
205	Contact Output 14	1
206	Contact Output 15	1
207	Contact Output 16	1
208	Contact Output 17	1
209	Contact Output 18	1
210	Contact Output 19	1

Table E–3: BINARY INPUTS (Sheet 6 of 10)

POINT INDEX	NAME/DESCRIPTION	CHANGE EVENT CLASS (1/2/3/NONE)
211	Contact Output 20	1
212	Contact Output 21	1
213	Contact Output 22	1
214	Contact Output 23	1
215	Contact Output 24	1
216	Contact Output 25	1
217	Contact Output 26	1
218	Contact Output 27	1
219	Contact Output 28	1
220	Contact Output 29	1
221	Contact Output 30	1
222	Contact Output 31	1
223	Contact Output 32	1
224	Contact Output 33	1
225	Contact Output 34	1
226	Contact Output 35	1
227	Contact Output 36	1
228	Contact Output 37	1
229	Contact Output 38	1
230	Contact Output 39	1
231	Contact Output 40	1
232	Contact Output 41	1
233	Contact Output 42	1
234	Contact Output 43	1
235	Contact Output 44	1
236	Contact Output 45	1
237	Contact Output 46	1
238	Contact Output 47	1
239	Contact Output 48	1
240	Contact Output 49	1
241	Contact Output 50	1
242	Contact Output 51	1
243	Contact Output 52	1
244	Contact Output 53	1
245	Contact Output 54	1
246	Contact Output 55	1
247	Contact Output 56	1
248	Contact Output 57	1
249	Contact Output 58	1
250	Contact Output 59	1
251	Contact Output 60	1
252	Contact Output 61	1
253	Contact Output 62	1
254	Contact Output 63	1
255	Contact Output 64	1
256	Remote Input 1	1
257	Remote Input 2	1
258	Remote Input 3	1
259	Remote Input 4	1

Table E–3: BINARY INPUTS (Sheet 7 of 10)

POINT INDEX	NAME/DESCRIPTION	CHANGE EVENT CLASS (1/2/3/NONE)
260	Remote Input 5	1
261	Remote Input 6	1
262	Remote Input 7	1
263	Remote Input 8	1
264	Remote Input 9	1
265	Remote Input 10	1
266	Remote Input 11	1
267	Remote Input 12	1
268	Remote Input 13	1
269	Remote Input 14	1
270	Remote Input 15	1
271	Remote Input 16	1
272	Remote Input 17	1
273	Remote Input 18	1
274	Remote Input 19	1
275	Remote Input 20	1
276	Remote Input 21	1
277	Remote Input 22	1
278	Remote Input 23	1
279	Remote Input 24	1
280	Remote Input 25	1
281	Remote Input 26	1
282	Remote Input 27	1
283	Remote Input 28	1
284	Remote Input 29	1
285	Remote Input 30	1
286	Remote Input 31	1
287	Remote Input 32	1
288	Remote Device 1	1
289	Remote Device 2	1
290	Remote Device 3	1
291	Remote Device 4	1
292	Remote Device 5	1
293	Remote Device 6	1
294	Remote Device 7	1
295	Remote Device 8	1
296	Remote Device 9	1
297	Remote Device 10	1
298	Remote Device 11	1
299	Remote Device 12	1
300	Remote Device 13	1
301	Remote Device 14	1
302	Remote Device 15	1
303	Remote Device 16	1
304	PHASE IOC1 Element OP	1
305	PHASE IOC2 Element OP	1
320	PHASE TOC1 Element OP	1
321	PHASE TOC2 Element OP	1
328	PH DIR1 Element OP	1

Table E–3: BINARY INPUTS (Sheet 8 of 10)

POINT INDEX	NAME/DESCRIPTION	CHANGE EVENT CLASS (1/2/3/NONE)
329	PH DIR2 Element OP	1
336	NEUTRAL IOC1 Element OP	1
337	NEUTRAL IOC2 Element OP	1
352	NEUTRAL TOC1 Element OP	1
353	NEUTRAL TOC2 Element OP	1
360	NTRL DIR OC1 Element OP	1
361	NTRL DIR OC2 Element OP	1
368	GROUND IOC1 Element OP	1
369	GROUND IOC2 Element OP	1
384	GROUND TOC1 Element OP	1
385	GROUND TOC2 Element OP	1
400	NEG SEQ IOC1 Element OP	1
401	NEG SEQ IOC2 Element OP	1
416	NEG SEQ TOC1 Element OP	1
417	NEG SEQ TOC2 Element OP	1
444	AUX UV1 Element OP	1
448	PHASE UV1 Element OP	1
449	PHASE UV2 Element OP	1
452	AUX OV1 Element OP	1
456	PHASE OV1 Element OP	1
460	NEUTRAL OV1 Element OP	1
465	PH DIST Z2 Element OP	1
472	LINE PICKUP Element OP	1
481	GND DIST Z2 Element OP	1
484	LOAD ENCHR Element OP	1
490	POTT Element OP	1
494	POWER SWING Element OP	1
528	SRC1 VT FUSE FAIL Elem OP	1
529	SRC2 VT FUSE FAIL Elem OP	1
530	SRC3 VT FUSE FAIL Elem OP	1
531	SRC4 VT FUSE FAIL Elem OP	1
532	SRC5 VT FUSE FAIL Elem OP	1
533	SRC6 VT FUSE FAIL Elem OP	1
544	87L DIFF Element OP	1
545	87L DIFF Element OP	1
546	OPEN POLE Element OP	1
548	50DD Element OP	1
549	CONT MONITOR Element OP	1
550	CT FAIL Element OP	1
553	87L TRIP Element OP	1
554	STUB BUS Element OP	1
576	BREAKER 1 Element OP	1
577	BREAKER 2 Element OP	1
584	BKR FAIL 1 Element OP	1
585	BKR FAIL 2 Element OP	1
592	BKR ARC 1 Element OP	1
593	BKR ARC 2 Element OP	1
608	AR 1 Element OP	1
609	AR 2 Element OP	1

Table E–3: BINARY INPUTS (Sheet 9 of 10)

POINT INDEX	NAME/DESCRIPTION	CHANGE EVENT CLASS (1/2/3/NONE)
610	AR 3 Element OP	1
611	AR 4 Element OP	1
612	AR 5 Element OP	1
613	AR 6 Element OP	1
616	SYNC 1 Element OP	1
617	SYNC 2 Element OP	1
640	SETTING GROUP Element OP	1
641	RESET Element OP	1
704	FLEXELEMENT 1 Element OP	1
705	FLEXELEMENT 2 Element OP	1
706	FLEXELEMENT 3 Element OP	1
707	FLEXELEMENT 4 Element OP	1
708	FLEXELEMENT 5 Element OP	1
709	FLEXELEMENT 6 Element OP	1
710	FLEXELEMENT 7 Element OP	1
711	FLEXELEMENT 8 Element OP	1
816	DIG ELEM 1 Element OP	1
817	DIG ELEM 2 Element OP	1
818	DIG ELEM 3 Element OP	1
819	DIG ELEM 4 Element OP	1
820	DIG ELEM 5 Element OP	1
821	DIG ELEM 6 Element OP	1
822	DIG ELEM 7 Element OP	1
823	DIG ELEM 8 Element OP	1
824	DIG ELEM 9 Element OP	1
825	DIG ELEM 10 Element OP	1
826	DIG ELEM 11 Element OP	1
827	DIG ELEM 12 Element OP	1
828	DIG ELEM 13 Element OP	1
829	DIG ELEM 14 Element OP	1
830	DIG ELEM 15 Element OP	1
831	DIG ELEM 16 Element OP	1
848	COUNTER 1 Element OP	1
849	COUNTER 2 Element OP	1
850	COUNTER 3 Element OP	1
851	COUNTER 4 Element OP	1
852	COUNTER 5 Element OP	1
853	COUNTER 6 Element OP	1
854	COUNTER 7 Element OP	1
855	COUNTER 8 Element OP	1
864	LED State 1 (IN SERVICE)	1
865	LED State 2 (TROUBLE)	1
866	LED State 3 (TEST MODE)	1
867	LED State 4 (TRIP)	1
868	LED State 5 (ALARM)	1
869	LED State 6(PICKUP)	1
880	LED State 9 (VOLTAGE)	1
881	LED State 10 (CURRENT)	1
882	LED State 11 (FREQUENCY)	1

Table E–3: BINARY INPUTS (Sheet 10 of 10)

POINT INDEX	NAME/DESCRIPTION	CHANGE EVENT CLASS (1/2/3/NONE)
883	LED State 12 (OTHER)	1
884	LED State 13 (PHASE A)	1
885	LED State 14 (PHASE B)	1
886	LED State 15 (PHASE C)	1
887	LED State 16 (NTL/GROUND)	1
898	SNTP FAILURE	1
899	BATTERY FAIL	1
900	PRI ETHERNET FAIL	1
901	SEC ETHERNET FAIL	1
902	EEPROM DATA ERROR	1
903	SRAM DATA ERROR	1
904	PROGRAM MEMORY	1
905	WATCHDOG ERROR	1
906	LOW ON MEMORY	1
907	REMOTE DEVICE OFF	1
908	DIRECT DEVICE OFF	
909	DIRECT RING BREAK	
910	ANY MINOR ERROR	1
911	ANY MAJOR ERROR	1
912	ANY SELF-TESTS	1
913	IRIG-B FAILURE	1
914	DSP ERROR	1
916	NO DSP INTERUPTS	1
917	UNIT NOT CALIBRATED	1
921	PROTOTYPE FIRMWARE	1
922	FLEXLOGIC ERR TOKEN	1
923	EQUIPMENT MISMATCH	1
925	UNIT NOT PROGRAMMED	1
926	SYSTEM EXCEPTION	1
927	LATCHING OUT ERROR	1

Supported Control Relay Output Block fields: Pulse On, Pulse Off, Latch On, Latch Off, Paired Trip, Paired Close.

BINARY OUTPUT STATUS POINTS
Object Number: **10**
Request Function Codes supported: **1 (read)**
Default Variation reported when Variation 0 requested: **2 (Binary Output Status)**
CONTROL RELAY OUTPUT BLOCKS
Object Number: **12**
Request Function Codes supported: **3 (select), 4 (operate), 5 (direct operate), 6 (direct operate, noack)**

Table E–4: BINARY/CONTROL OUTPUTS

POINT	NAME/DESCRIPTION
0	Virtual Input 1
1	Virtual Input 2
2	Virtual Input 3
3	Virtual Input 4
4	Virtual Input 5
5	Virtual Input 6
6	Virtual Input 7
7	Virtual Input 8
8	Virtual Input 9
9	Virtual Input 10
10	Virtual Input 11
11	Virtual Input 12
12	Virtual Input 13
13	Virtual Input 14
14	Virtual Input 15
15	Virtual Input 16
16	Virtual Input 17
17	Virtual Input 18
18	Virtual Input 19
19	Virtual Input 20
20	Virtual Input 21
21	Virtual Input 22
22	Virtual Input 23
23	Virtual Input 24
24	Virtual Input 25
25	Virtual Input 26
26	Virtual Input 27
27	Virtual Input 28
28	Virtual Input 29
29	Virtual Input 30
30	Virtual Input 31
31	Virtual Input 32

E.2.3 COUNTERS

The following table lists both Binary Counters (Object 20) and Frozen Counters (Object 21). When a freeze function is performed on a Binary Counter point, the frozen value is available in the corresponding Frozen Counter point.

BINARY COUNTERS

Static (Steady-State) Object Number: **20**

Change Event Object Number: **22**

Request Function Codes supported: **1 (read), 7 (freeze), 8 (freeze noack), 9 (freeze and clear), 10 (freeze and clear, noack), 22 (assign class)**

Static Variation reported when variation 0 requested: **1 (32-Bit Binary Counter with Flag)**

Change Event Variation reported when variation 0 requested: **1 (32-Bit Counter Change Event without time)**

Change Event Buffer Size: **10**

Default Class for all points: **2**

FROZEN COUNTERS

Static (Steady-State) Object Number: **21**

Change Event Object Number: **23**

Request Function Codes supported: **1 (read)**

Static Variation reported when variation 0 requested: **1 (32-Bit Frozen Counter with Flag)**

Change Event Variation reported when variation 0 requested: **1 (32-Bit Frozen Counter Event without time)**

Change Event Buffer Size: **10**

Default Class for all points: **2**

Table E–5: BINARY AND FROZEN COUNTERS

POINT INDEX	NAME/DESCRIPTION
0	Digital Counter 1
1	Digital Counter 2
2	Digital Counter 3
3	Digital Counter 4
4	Digital Counter 5
5	Digital Counter 6
6	Digital Counter 7
7	Digital Counter 8
8	Oscillography Trigger Count
9	Events Since Last Clear

A counter freeze command has no meaning for counters 8 and 9. L90 Digital Counter values are represented as 32-bit integers. The DNP 3.0 protocol defines counters to be unsigned integers. Care should be taken when interpreting negative counter values.

E.2.4 ANALOG INPUTS

The following table lists Analog Inputs (Object 30). It is important to note that 16-bit and 32-bit variations of analog inputs are transmitted through DNP as signed numbers. Even for analog input points that are not valid as negative values, the maximum positive representation is 32767 for 16-bit values and 2147483647 for 32-bit values. This is a DNP requirement.

The deadbands for all Analog Input points are in the same units as the Analog Input quantity. For example, an Analog Input quantity measured in volts has a corresponding deadband in units of volts. This is in conformance with DNP Technical Bulletin 9809-001 Analog Input Reporting Deadband. Relay settings are available to set default deadband values according to data type. Deadbands for individual Analog Input Points can be set using DNP Object 34.

When using the L90 in DNP systems with limited memory, the Analog Input Points below may be replaced with a user-definable list. This user-definable list uses the same settings as the Modbus User Map and can be configured with the Modbus User Map settings. When used with DNP, each entry in the Modbus User Map represents the starting Modbus address of a data item available as a DNP Analog Input point. To enable use of the Modbus User Map for DNP Analog Input points, set the **USER MAP FOR DNP ANALOGS** setting to Enabled (this setting is in the **PRODUCT SETUP** ⇨⇩ **COMMUNICATIONS** ⇨⇩ **DNP PROTOCOL** menu). The new DNP Analog points list can be checked via the "DNP Analog Input Points List" webpage, accessible from the "Device Information menu" webpage.

NOTE

After changing the **USER MAP FOR DNP ANALOGS** setting, the relay must be powered off and then back on for the setting to take effect.

Only Source 1 data points are shown in the following table. If the **NUMBER OF SOURCES IN ANALOG LIST** setting is increased, data points for subsequent sources will be added to the list immediately following the Source 1 data points.

Units for Analog Input points are as follows:

- Current: A (amps)
- Voltage: V (volts)
- Real Power: W (watts)
- Reactive Power: var (vars)
- Apparent Power: VA (volt-amps)
- Energy: Wh, varh (watt-hours, var-hours)
- Frequency: Hz (hertz)
- Angle: degrees
- Ohm Input: ohms
- RTD Input: °C (degrees Celsius)

Static (Steady-State) Object Number: **30**

Change Event Object Number: **32**

Request Function Codes supported: **1 (read), 2 (write, deadbands only), 22 (assign class)**

Static Variation reported when variation 0 requested: **1 (32-Bit Analog Input)**

Change Event Variation reported when variation 0 requested: **1 (Analog Change Event without Time)**

Change Event Scan Rate: defaults to **500 ms**

Change Event Buffer Size: **800**

Default Class for all Points: **1**

Table E–6: ANALOG INPUT POINTS (Sheet 1 of 3)

POINT	DESCRIPTION	UNITS
0	SRC 1 Phase A Current RMS	A
1	SRC 1 Phase B Current RMS	A
2	SRC 1 Phase C Current RMS	A
3	SRC 1 Neutral Current RMS	A
4	SRC 1 Phase A Current Magnitude	A
5	SRC 1 Phase A Current Angle	degrees
6	SRC 1 Phase B Current Magnitude	A
7	SRC 1 Phase B Current Angle	degrees
8	SRC 1 Phase C Current Magnitude	A
9	SRC 1 Phase C Current Angle	degrees
10	SRC 1 Neutral Current Magnitude	A
11	SRC 1 Neutral Current Angle	degrees
12	SRC 1 Ground Current RMS	A
13	SRC 1 Ground Current Magnitude	A
14	SRC 1 Ground Current Angle	degrees
15	SRC 1 Zero Sequence Current Magnitude	A
16	SRC 1 Zero Sequence Current Angle	degrees
17	SRC 1 Positive Sequence Current Magnitude	A
18	SRC 1 Positive Sequence Current Angle	degrees
19	SRC 1 Negative Sequence Current Magnitude	A
20	SRC 1 Negative Sequence Current Angle	degrees
21	SRC 1 Differential Ground Current Magnitude	A
22	SRC 1 Differential Ground Current Angle	degrees
23	SRC 1 Phase AG Voltage RMS	V
24	SRC 1 Phase BG Voltage RMS	V
25	SRC 1 Phase CG Voltage RMS	V
26	SRC 1 Phase AG Voltage Magnitude	V
27	SRC 1 Phase AG Voltage Angle	degrees
28	SRC 1 Phase BG Voltage Magnitude	V
29	SRC 1 Phase BG Voltage Angle	degrees
30	SRC 1 Phase CG Voltage Magnitude	V
31	SRC 1 Phase CG Voltage Angle	degrees
32	SRC 1 Phase AB Voltage RMS	V
33	SRC 1 Phase BC Voltage RMS	V
34	SRC 1 Phase CA Voltage RMS	V
35	SRC 1 Phase AB Voltage Magnitude	V
36	SRC 1 Phase AB Voltage Angle	degrees
37	SRC 1 Phase BC Voltage Magnitude	V
38	SRC 1 Phase BC Voltage Angle	degrees
39	SRC 1 Phase CA Voltage Magnitude	V
40	SRC 1 Phase CA Voltage Angle	degrees
41	SRC 1 Auxiliary Voltage RMS	V
42	SRC 1 Auxiliary Voltage Magnitude	V
43	SRC 1 Auxiliary Voltage Angle	degrees
44	SRC 1 Zero Sequence Voltage Magnitude	V
45	SRC 1 Zero Sequence Voltage Angle	degrees
46	SRC 1 Positive Sequence Voltage Magnitude	V
47	SRC 1 Positive Sequence Voltage Angle	degrees
48	SRC 1 Negative Sequence Voltage Magnitude	V
49	SRC 1 Negative Sequence Voltage Angle	degrees
50	SRC 1 Three Phase Real Power	W

Table E–6: ANALOG INPUT POINTS (Sheet 2 of 3)

POINT	DESCRIPTION	UNITS
51	SRC 1 Phase A Real Power	W
52	SRC 1 Phase B Real Power	W
53	SRC 1 Phase C Real Power	W
54	SRC 1 Three Phase Reactive Power	var
55	SRC 1 Phase A Reactive Power	var
56	SRC 1 Phase B Reactive Power	var
57	SRC 1 Phase C Reactive Power	var
58	SRC 1 Three Phase Apparent Power	VA
59	SRC 1 Phase A Apparent Power	VA
60	SRC 1 Phase B Apparent Power	VA
61	SRC 1 Phase C Apparent Power	VA
62	SRC 1 Three Phase Power Factor	none
63	SRC 1 Phase A Power Factor	none
64	SRC 1 Phase B Power Factor	none
65	SRC 1 Phase C Power Factor	none
66	SRC 1 Positive Watthour	Wh
67	SRC 1 Negative Watthour	Wh
68	SRC 1 Positive Varhour	varh
69	SRC 1 Negative Varhour	varh
70	SRC 1 Frequency	Hz
71	SRC 1 Demand Ia	A
72	SRC 1 Demand Ib	A
73	SRC 1 Demand Ic	A
74	SRC 1 Demand Watt	W
75	SRC 1 Demand Var	var
76	SRC 1 Demand Va	VA
77	Breaker 1 Arcing Amp Phase A	kA2-cyc
78	Breaker 1 Arcing Amp Phase B	kA2-cyc
79	Breaker 1 Arcing Amp Phase C	kA2-cyc
80	Breaker 2 Arcing Amp Phase A	kA2-cyc
81	Breaker 2 Arcing Amp Phase B	kA2-cyc
82	Breaker 2 Arcing Amp Phase C	kA2-cyc
83	Prefault Phase A Current Magnitude	A
84	Prefault Phase B Current Magnitude	A
85	Prefault Phase C Current Magnitude	A
86	Prefault Zero Seq Current	A
87	Prefault Pos Seq Current	A
88	Prefault Neg Seq Current	A
89	Prefault Phase A Voltage	V
90	Prefault Phase B Voltage	V
91	Prefault Phase C Voltage	V
92	Last Fault Location	none
93	Synchrocheck 1 Delta Voltage	V
94	Synchrocheck 1 Delta Frequency	Hz
95	Synchrocheck 1 Delta Phase	degrees
96	Synchrocheck 2 Delta Voltage	V
97	Synchrocheck 2 Delta Frequency	Hz
98	Synchrocheck 2 Delta Phase	degrees
99	Local IA Magnitude	A
100	Local IB Magnitude	A
101	Local IC Magnitude	A

Table E–6: ANALOG INPUT POINTS (Sheet 3 of 3)

POINT	DESCRIPTION	UNITS
102	Remote1 IA Magnitude	A
103	Remote1 IB Magnitude	A
104	Remote1 IC Magnitude	A
105	Remote2 IA Magnitude	A
106	Remote2 IB Magnitude	A
107	Remote2 IC Magnitude	A
108	Differential Current IA Magnitude	A
109	Differential Current IB Magnitude	A
110	Differential Current IC Magnitude	A
111	Local IA Angle	degrees
112	Local IB Angle	degrees
113	Local IC Angle	degrees
114	Remote1 IA Angle	degrees
115	Remote1 IB Angle	degrees
116	Remote1 IC Angle	degrees
117	Remote2 IA Angle	degrees
118	Remote2 IB Angle	degrees
119	Remote2 IC Angle	degrees
120	Differential Current IA Angle	degrees
121	Differential Current IB Angle	degrees
122	Differential Current IC Angle	degrees
123	Op Square Current IA	
124	Op Square Current IB	
125	Op Square Current IC	
126	Restraint Square Current IA	
127	Restraint Square Current IB	
128	Restraint Square Current IC	
129	Tracking Frequency	Hz
130	FlexElement 1 Actual	none
131	FlexElement 2 Actual	none
132	FlexElement 3 Actual	none
133	FlexElement 4 Actual	none
134	FlexElement 5 Actual	none
135	FlexElement 6 Actual	none
136	FlexElement 7 Actual	none
137	FlexElement 8 Actual	none
138	FlexElement 9 Actual	none
139	FlexElement 10 Actual	none
140	FlexElement 11 Actual	none
141	FlexElement 12 Actual	none
142	FlexElement 13 Actual	none
143	FlexElement 14 Actual	none
144	FlexElement 15 Actual	none
145	FlexElement 16 Actual	none
146	Current Setting Group	none

F.1.1 REVISION HISTORY

Table F–1: REVISION HISTORY

MANUAL P/N	L90 REVISION	RELEASE DATE	ECO
1601-0081-A1	1.0x	04 November 1998	N/A
1601-0081-A2	1.0x	09 December 1998	URL-039
1601-0081-A3	1.5x	25 June 1999	URL-051
1601-0081-A4	1.5x	10 August 1999	URL-055
1601-0081-A5	1.5x	02 September 1999	URL-057
1601-0081-A6	2.0x	17 December 1999	URL-063
1601-0081-A7	2.0x	26 January 2000	URL-064
1601-0081-A7-2	2.0x	07 April 2000	URL-068
1601-0081-A8	2.2x	12 May 2000	URL-067
1601-0081-A9	2.2x	14 June 2000	URL-070
1601-0081-A9-2	2.2x	21 June 2000	URL-071
1601-0081-A9-2a	2.2x	28 June 2000	URL-071a
1601-0081-B1	2.4x	08 September 2000	URL-075
1601-0081-B2	2.4x	03 November 2000	URL-077
1601-0081-B3	2.6x	08 March 2001	URL-079
1601-0081-B4	2.8x	24 September 2001	URL-088
1601-0081-B5	2.9x	03 December 2001	URL-090
1601-0081-C1	3.0x	02 July 2002	URL-092
1601-0081-C2	3.1x	30 August 2002	URL-098
1601-0081-C3	3.0x	18 November 2002	URL-101
1601-0081-C4	3.1x	18 November 2002	URL-102
1601-0081-C5	3.0x	11 February 2003	URL-105
1601-0081-C6	3.1x	11 February 2003	URL-106
1601-0081-D1	3.2x	11 February 2003	URL-108
1601-0081-D2	3.2x	02 June 2003	URX-084
1601-0081-E1	3.3x	01 May 2003	URX-080
1601-0081-E2	3.3x	29 May 2003	URX-083
1601-0081-F1	3.4x	10 December 2003	URX-111
1601-0081-F2	3.4x	09 February 2004	URX-115
1601-0081-F3	3.4x	25 March 2008	08-0164

F.1.2 CHANGES TO THE L90 MANUAL

Table F–2: MAJOR UPDATES FOR L90 MANUAL REVISION F3

PAGE (F2)	PAGE (F3)	CHANGE	DESCRIPTION
Title	Title	Update	Manual part number to 1601-0081-F3.
5-8	5-8	Update	Updated DISPLAY PROPERTIES section
5-12	5-12	Update	Updated NETWORK sub-section
5-181	5-181	Update	The LATCHING OUTPUTS section is now a sub-section of the CONTACT OUTPUTS
E-8	E-8	Update	Updated BINARY INPUTS section
E-15	E-15	Update	Updated ANALOG INPUTS section

Table F–3: MAJOR UPDATES FOR L90 MANUAL REVISION F2

PAGE (F1)	PAGE (F2)	CHANGE	DESCRIPTION
Title	Title	Update	Manual part number to 1601-0081-F2.
3-16	3-16	Update	Updated TRANSDUCER I/O MODULE WIRING diagram to 827831A9-X1.
5-8	5-8	Update	Updated DISPLAY PROPERTIES section
5-43	5-44	Update	Updated DUAL BREAKER CONTROL SCHEME LOGIC diagram to 827061AM.
5-104	5-104	Update	Updated PHASE TOC1 SCHEME LOGIC diagram to 827072A4.
5-105	5-105	Update	Updated PHASE IOC1 SCHEME LOGIC diagram to 827033A6.
5-132	5-132	Update	Updated PHASE UNDERVOLTAGE1 SCHEME LOGIC diagram to 827039AB.
5-133	5-133	Update	Updated PHASE OVERVOLTAGE1 SCHEME LOGIC diagram to 827066A5.

Table F–4: MAJOR UPDATES FOR L90 MANUAL REVISION F1

PAGE (E2)	PAGE (F1)	CHANGE	DESCRIPTION
Title	Title	Update	Manual part number to 1601-0081-F1.
1-5	1-5	Update	Updated software installation procedure.
2-5	2-5	Update	Updated ORDER CODES table to add the 67 Digital I/O option.
2-6	2-6	Update	Updated ORDER CODES FOR REPLACEMENT MODULES table to add the 67 Module option.
3-11	3-11	Update	Updated DIGITAL I/O MODULE ASSIGNMENTS table to add the 67 module.
3-13	3-13	Update	Updated the DIGITAL I/O MODULE WIRING diagram to show the 67 module.
5-52	5-53	Add	Added new 87L Trip FlexLogic™ operands
5-74	5-76	Update	Updated LINE PICKUP LOGIC diagram to 837000AC
5-75	5-77	Update	Updated DISTANCE OVERVIEW section to reflect new **FORCE SELF-POLAR** setting
5-75	5-77	Update	Updated MEMORY VOLTAGE LOGIC diagram to 827842A5
5-80	5-82	Update	Updated PHASE DISTANCE Z2 OP SCHEME logic diagram to 837020A6
5-83	5-86	Update	Updated GROUND DISTANCE Z2 OP SCHEME logic diagram to 837019A6
5-140	5-142	Update	Updated 87L TRIP SCHEME LOGIC diagram to 831020A3
5-161	5-163	Update	Updated VT FUSE FAIL SCHEME LOGIC diagram to 827093AF
5-171	5-174	Update	Updated SINGLE POLE AUTORECLOSE LOGIC (Sheet 1 of 3) diagram to 827089AG
5-172	5-175	Update	Updated SINGLE POLE AUTORECLOSE LOGIC (Sheet 2 of 3) diagram to 827090AA
5-173	5-176	Update	Updated SINGLE POLE AUTORECLOSE LOGIC (Sheet 3 of 3) diagram to 827833A9
B-8	B-8	Update	Updated MODBUS MEMORY MAP to reflect new firmware 3.4x

Table F–5: MAJOR UPDATES FOR L90 MANUAL REVISION E2

PAGE (E1)	PAGE (E2)	CHANGE	DESCRIPTION
Title	Title	Update	Manual part number to 1601-0081-E2.
4-4	4-4	Update	Updated UR VERTICAL FACEPLATE PANELS figure to remove incorrect reference to User-Programmable Pushbuttons.

Table F–6: MAJOR UPDATES FOR L90 MANUAL REVISION E1

PAGE (D1)	PAGE (E1)	CHANGE	DESCRIPTION
Title	Title	Update	Manual part number to 1601-0081-E1.
2-5	2-5	Update	Added specifications for NEGATIVE SEQUENCE DIRECTIONAL OVERCURRENT, SELECTOR SWITCH, CONTROL PUSHBUTTONS, USER-DEFINABLE DISPLAYS, DIRECT INPUTS, DIRECT OUTPUTS, LATCHING OUTPUTS, and LED TEST.
3-11	3-11	Update	Updated DIGITAL I/O MODULE ASSIGNMENTS table to add the 4A, 4B, 4C, and 4L modules.
3-13	3-13	Update	Updated the DIGITAL I/O MODULE WIRING diagram to 827719CX.
3-28	3-29	Add	Added section for IEEE C37.94 Direct I/O communications.
5-9	5-9	Add	Added CLEAR RELAY RECORDS section.
5-21	5-22	Update	Updated USER-PROGRAMMABLE LEDs section to include LED Test feature.
5-22	5-25	Add	Added CONTROL PUSHBUTTONS section.
5-24	5-28	Update	Updated USER-DEFINABLE DISPLAYS section.
5-109	5-117	Add	Added NEGATIVE SEQUENCE DIRECTIONAL OVERCURRENT sub-section.
5-131	5-142	Add	Added SELECTOR SWITCH section.
5-162	5-178	Add	Added LATCHING OUTPUTS section.
5-171	5-189	Update	Updated TESTING section.
7-3	7-3	Update	Updated RELAY SELF-TESTS section.
B-8	B-8	Update	Updated MODBUS MEMORY MAP to reflect new firmware 3.3x features.

Table F–7: MAJOR UPDATES FOR L90 MANUAL REVISION D1

PAGE (C6)	PAGE (D1)	CHANGE	DESCRIPTION
Title	Title	Update	Manual part number to 1601-0081-D1.
1-6	1-6	Update	Updated CONNECTING URPC WITH THE L90 section to reflect new URPC software.
2-3	2-3	Update	Updated OTHER DEVICE FUNCTIONS table to include User-Programmable Self Tests.
3-6	3-6	Update	Updated TYPICAL WIRING DIAGRAM to 831702C3.
5-13	5-13	Update	Updated UCA/MMS PROTOCOL sub-section to include two new settings.
5-22	5-22	Add	Added USER-PROGRAMMABLE SELF-TESTS section.
5-36	5-33	Update	Updated CHANNEL ASYMMETRY COMPENSATION logic to 831025A4.
5-50	5-47	Update	Updated FLEXLOGIC™ OPERANDS table to include firmware revision 3.2x features.
5-72	5-68	Update	Updated LINE PICKUP description and logic diagram to reflect new setting and operands.
5-74	5-70	Update	Updated MEMORY VOLTAGE LOGIC diagram to 837842A4
5-79	5-75	Update	Updated PHASE DISTANCE ZONE 2 OP SCHEME diagram to 837020A5.
5-80	5-75	Update	Updated PHASE DISTANCE ZONE 2 SCHEME LOGIC diagram to 831027A2.
5-84	5-78	Update	Updated GROUND DISTANCE Z2 OP SCHEME diagram to 837019A5.
5-84	5-79	Update	Updated GROUND DIRECTIONAL SUPERVISION SCHEME LOGIC to 837009A6.
5-85	5-80	Update	Updated GROUND DISTANCE Z2 SCHEME LOGIC to 837011AC.
5-86	5-81	Update	Updated POWER SWING DETECT description and logic diagram to reflect new operands.
5-138	5-131	Update	Updated SYNCHROCHECK description and logic diagrams to reflect new operands.
5-152	5-145	Update	Updated VT FUSE FAIL SCHEME LOGIC diagram to 827093AD
5-156	5-148	Update	Updated AUTORECLOSE description and logic diagrams.
7-3	7-3	Update	Updated RELAY SELF-TESTS section.
B-9	B-8	Update	Updated MODBUS MEMORY MAP to reflect new firmware 3.2x features.

F.2.1 STANDARD ABBREVIATIONS

A ..... Ampere
AC ..... Alternating Current
A/D ..... Analog to Digital
AE ..... Accidental Energization, Application Entity
AMP ..... Ampere
ANG ..... Angle
ANSI ..... American National Standards Institute
AR ..... Automatic Reclosure
ASDU ..... Application-layer Service Data Unit
ASYM ..... Asymmetry
AUTO ..... Automatic
AUX ..... Auxiliary
AVG ..... Average

BER ..... Bit Error Rate
BF ..... Breaker Fail
BFI ..... Breaker Failure Initiate
BKR ..... Breaker
BLK ..... Block
BLKG ..... Blocking
BPNT ..... Breakpoint of a characteristic
BRKR ..... Breaker

CAP ..... Capacitor
CC ..... Coupling Capacitor
CCVT ..... Coupling Capacitor Voltage Transformer
CFG ..... Configure / Configurable
.CFG ..... Filename extension for oscillography files
CHK ..... Check
CHNL ..... Channel
CLS ..... Close
CLSD ..... Closed
CMND ..... Command
CMPRSN ..... Comparison
CO ..... Contact Output
COM ..... Communication
COMM ..... Communications
COMP ..... Compensated, Comparison
CONN ..... Connection
CONT ..... Continuous, Contact
CO-ORD ..... Coordination
CPU ..... Central Processing Unit
CRC ..... Cyclic Redundancy Code
CRT, CRNT .... Current
CSA ..... Canadian Standards Association
CT ..... Current Transformer
CVT ..... Capacitive Voltage Transformer

D/A ..... Digital to Analog
DC (dc) ..... Direct Current
DD ..... Disturbance Detector
DFLT ..... Default
DGNST ..... Diagnostics
DI ..... Digital Input
DIFF ..... Differential
DIR ..... Directional
DISCREP ..... Discrepancy
DIST ..... Distance
DMD ..... Demand
DNP ..... Distributed Network Protocol
DPO ..... Dropout
DSP ..... Digital Signal Processor
dt ..... Rate of Change
DTT ..... Direct Transfer Trip
DUTT ..... Direct Under-reaching Transfer Trip

ENCRMNT ..... Encroachment
EPRI ..... Electric Power Research Institute
.EVT ..... Filename extension for event recorder files
EXT ..... Extension, External

F ..... Field
FAIL ..... Failure
FD ..... Fault Detector
FDH ..... Fault Detector high-set
FDL ..... Fault Detector low-set
FLA ..... Full Load Current
FO ..... Fiber Optic
FREQ ..... Frequency
FSK ..... Frequency-Shift Keying
FTP ..... File Transfer Protocol
FxE ..... FlexElement™
FWD ..... Forward

G ..... Generator
GE ..... General Electric
GND ..... Ground
GNTR ..... Generator
GOOSE ..... General Object Oriented Substation Event
GPS ..... Global Positioning System

HARM ..... Harmonic / Harmonics
HCT ..... High Current Time
HGF ..... High-Impedance Ground Fault (CT)
HIZ ..... High-Impedance and Arcing Ground
HMI ..... Human-Machine Interface
HTTP ..... Hyper Text Transfer Protocol
HYB ..... Hybrid

I ..... Instantaneous
I_0 ..... Zero Sequence current
I_1 ..... Positive Sequence current
I_2 ..... Negative Sequence current
IA ..... Phase A current
IAB ..... Phase A minus B current
IB ..... Phase B current
IBC ..... Phase B minus C current
IC ..... Phase C current
ICA ..... Phase C minus A current
ID ..... Identification
IED ..... Intelligent Electronic Device
IEC ..... International Electrotechnical Commission
IEEE ..... Institute of Electrical and Electronic Engineers
IG ..... Ground (not residual) current
Igd ..... Differential Ground current
IN ..... CT Residual Current (3Io) or Input
INC SEQ ..... Incomplete Sequence
INIT ..... Initiate
INST ..... Instantaneous
INV ..... Inverse
I/O ..... Input/Output
IOC ..... Instantaneous Overcurrent
IOV ..... Instantaneous Overvoltage
IRIG ..... Inter-Range Instrumentation Group
ISO ..... International Standards Organization
IUV ..... Instantaneous Undervoltage

K0 ..... Zero Sequence Current Compensation
kA ..... kiloAmpere
kV ..... kiloVolt

LED ..... Light Emitting Diode
LEO ..... Line End Open
LFT BLD ..... Left Blinder
LOOP ..... Loopback
LPU ..... Line Pickup
LRA ..... Locked-Rotor Current
LTC ..... Load Tap-Changer

M ..... Machine
mA ..... MilliAmpere
MAG ..... Magnitude
MAN ..... Manual / Manually
MAX ..... Maximum
MIC ..... Model Implementation Conformance
MIN ..... Minimum, Minutes
MMI ..... Man Machine Interface
MMS ..... Manufacturing Message Specification
MRT ..... Minimum Response Time
MSG ..... Message
MTA ..... Maximum Torque Angle
MTR ..... Motor
MVA ..... MegaVolt-Ampere (total 3-phase)
MVA_A ..... MegaVolt-Ampere (phase A)
MVA_B ..... MegaVolt-Ampere (phase B)
MVA_C ..... MegaVolt-Ampere (phase C)

MVAR ..... MegaVar (total 3-phase)
MVAR_A..... MegaVar (phase A)
MVAR_B..... MegaVar (phase B)
MVAR_C ..... MegaVar (phase C)
MVARH ..... MegaVar-Hour
MW..... MegaWatt (total 3-phase)
MW_A ..... MegaWatt (phase A)
MW_B ..... MegaWatt (phase B)
MW_C ..... MegaWatt (phase C)
MWH ..... MegaWatt-Hour

N..... Neutral
N/A, n/a ..... Not Applicable
NEG ..... Negative
NMPLT ..... Nameplate
NOM..... Nominal
NSAP ..... Network Service Access Protocol
NTR..... Neutral

O ..... Over
OC, O/C ..... Overcurrent
O/P, Op..... Output
OP ..... Operate
OPER ..... Operate
OPERATG..... Operating
O/S ..... Operating System
OSI ..... Open Systems Interconnect
OSB..... Out-of-Step Blocking
OUT..... Output
OV ..... Overvoltage
OVERFREQ ... Overfrequency
OVLD ..... Overload

P..... Phase
PC ..... Phase Comparison, Personal Computer
PCNT ..... Percent
PF..... Power Factor (total 3-phase)
PF_A ..... Power Factor (phase A)
PF_B ..... Power Factor (phase B)
PF_C ..... Power Factor (phase C)
PFLL..... Phase and Frequency Lock Loop
PHS..... Phase
PICS..... Protocol Implementation & Conformance Statement
PKP ..... Pickup
PLC ..... Power Line Carrier
POS..... Positive
POTT..... Permissive Over-reaching Transfer Trip
PRESS..... Pressure
PRI ..... Primary
PROT ..... Protection
PSEL ..... Presentation Selector
pu ..... Per Unit
PUIB..... Pickup Current Block
PUIT..... Pickup Current Trip
PUSHBTN..... Pushbutton
PUTT..... Permissive Under-reaching Transfer Trip
PWM ..... Pulse Width Modulated
PWR..... Power

QUAD..... Quadrilateral

R..... Rate, Reverse
RCA..... Reach Characteristic Angle
REF..... Reference
REM ..... Remote
REV..... Reverse
RI..... Reclose Initiate
RIP ..... Reclose In Progress
RGT BLD..... Right Blinder
ROD ..... Remote Open Detector
RST ..... Reset
RSTR ..... Restrained
RTD..... Resistance Temperature Detector
RTU..... Remote Terminal Unit
RX (Rx) ..... Receive, Receiver

s ..... second
S..... Sensitive

SAT .....CT Saturation
SBO .....Select Before Operate
SCADA .....Supervisory Control and Data Acquisition
SEC .....Secondary
SEL .....Select / Selector / Selection
SENS.....Sensitive
SEQ .....Sequence
SIR.....Source Impedance Ratio
SNTP .....Simple Network Time Protocol
SRC .....Source
SSB.....Single Side Band
SSEL.....Session Selector
STATS.....Statistics
SUPN.....Supervision
SUPV.....Supervise / Supervision
SV .....Supervision, Service
SYNC.....Synchrocheck
SYNCHCHK....Synchrocheck

T.....Time, transformer
TC .....Thermal Capacity
TCP.....Transmission Control Protocol
TCU .....Thermal Capacity Used
TD MULT .....Time Dial Multiplier
TEMP.....Temperature
TFTP.....Trivial File Transfer Protocol
THD .....Total Harmonic Distortion
TMR .....Timer
TOC .....Time Overcurrent
TOV .....Time Overvoltage
TRANS.....Transient
TRANSF .....Transfer
TSEL.....Transport Selector
TUC .....Time Undercurrent
TUV.....Time Undervoltage
TX (Tx).....Transmit, Transmitter

U .....Under
UC.....Undercurrent
UCA .....Utility Communications Architecture
UDP .....User Datagram Protocol
UL .....Underwriters Laboratories
UNBAL.....Unbalance
UR.....Universal Relay
URC .....Universal Recloser Control
.URS .....Filename extension for settings files
UV.....Undervoltage

V/Hz .....Volts per Hertz
V_0 .....Zero Sequence voltage
V_1 .....Positive Sequence voltage
V_2 .....Negative Sequence voltage
VA .....Phase A voltage
VAB.....Phase A to B voltage
VAG .....Phase A to Ground voltage
VARH .....Var-hour voltage
VB .....Phase B voltage
VBA.....Phase B to A voltage
VBG .....Phase B to Ground voltage
VC.....Phase C voltage
VCA .....Phase C to A voltage
VCG .....Phase C to Ground voltage
VF .....Variable Frequency
VIBR .....Vibration
VT .....Voltage Transformer
VTFF.....Voltage Transformer Fuse Failure
VTLOS.....Voltage Transformer Loss Of Signal

WDG .....Winding
WH.....Watt-hour
w/ opt .....With Option
WRT.....With Respect To

X .....Reactance
XDUCER.....Transducer
XFMR.....Transformer

Z.....Impedance, Zone

F

GE MULTILIN RELAY WARRANTY

General Electric Multilin Inc. (GE Multilin) warrants each relay it manufactures to be free from defects in material and workmanship under normal use and service for a period of 24 months from date of shipment from factory.

In the event of a failure covered by warranty, GE Multilin will undertake to repair or replace the relay providing the warrantor determined that it is defective and it is returned with all transportation charges prepaid to an authorized service centre or the factory. Repairs or replacement under warranty will be made without charge.

Warranty shall not apply to any relay which has been subject to misuse, negligence, accident, incorrect installation or use not in accordance with instructions nor any unit that has been altered outside a GE Multilin authorized factory outlet.

GE Multilin is not liable for special, indirect or consequential damages or for loss of profit or for expenses sustained as a result of a relay malfunction, incorrect application or adjustment.

For complete text of Warranty (including limitations and disclaimers), refer to GE Multilin Standard Conditions of Sale.

Numerics

10BASE-F
  communications options ... 3-17
  description ... 3-19
  interface ... 3-28
  redundant option ... 3-17
  settings ... 5-12
  specifications ... 2-18
2 TERMINAL MODE ... 2-8, 8-16
3 TERMINAL MODE ... 2-8, 8-17
87L
  see index entry for CURRENT DIFFERENTIAL
87L TRIP
  FlexLogic™ operands ... 5-53
  settings ... 5-140, 5-141

A

ABBREVIATIONS ... F-4
AC CURRENT INPUTS ... 2-17, 3-8, 5-32
AC VOLTAGE INPUTS ... 2-17, 3-9
ACTIVATING THE RELAY ... 1-11, 4-12
ACTIVE SETTING GROUP ... 5-70
ACTUAL VALUES
  description ... 2-9
  main menu ... 6-1
  maintenance ... 6-22
  metering ... 6-9
  product information ... 6-23
  records ... 6-19
  status ... 6-3
ADAPTIVE RESTRAINT ... 8-3
ALARM LEDs ... 5-25
ALARMS ... 2-10
ALTITUDE ... 2-19
ANSI DEVICES ... 2-2
APPARENT POWER ... 2-16, 6-15
APPLICATION EXAMPLES
  breaker trip circuit integrity ... 5-155
  contact inputs ... 5-179
  HV line configuration ... 9-8
  LV fault ... 9-8
APPROVALS ... 2-20
ARCHITECTURE ... 5-51
ARCING CURRENT ... 5-158
AUTORECLOSE
  actual values ... 6-5
  description ... 5-168
  FlexLogic™ operands ... 5-53
  logic ... 5-174, 5-175, 5-176
  sequence ... 5-177
  settings ... 5-167, 5-169, 5-170, 5-171, 5-172, 5-173
  specifications ... 2-14
AUXILIARY OVERVOLTAGE
  FlexLogic™ operands ... 5-53
  logic ... 5-135
  settings ... 5-135
  specifications ... 2-14
AUXILIARY UNDERVOLTAGE
  FlexLogic™ operands ... 5-53
  logic ... 5-134
  settings ... 5-134
  specifications ... 2-14
AUXILIARY VOLTAGE CHANNEL ... 3-9
AUXILIARY VOLTAGE METERING ... 6-14

B

BANKS ... 5-6, 5-32, 5-33
BATTERY FAIL ... 7-4
BINARY INPUT POINTS ... E-8
BINARY OUTPUT POINTS ... E-13
BLOCK DIAGRAM ... 1-3, 2-10
BLOCK SETTING ... 5-4
BREAKER ARCING
  FlexLogic™ operands ... 5-53
BREAKER ARCING CURRENT
  clearing ... 5-10, 7-2
  logic ... 5-159
  measurement ... 5-159
  settings ... 5-158
BREAKER CONTROL
  actual values ... 6-22
  control of 2 breakers ... 4-9
  description ... 4-8
  dual breaker logic ... 5-43
  FlexLogic™ operands ... 5-54
  settings ... 5-41
BREAKER FAILURE
  description ... 5-122
  determination ... 5-123
  FlexLogic™ operands ... 5-53
  logic ... 5-126, 5-127, 5-128, 5-129
  main path sequence ... 5-123
  settings ... 5-121, 5-124
  specifications ... 2-14
BREAKER-AND-A-HALF SCHEME ... 5-6
BRIGHTNESS ... 5-8

C

C37.94 COMMUNICATIONS ... 3-29, 3-30
CE APPROVALS ... 2-20
CHANGES TO L90 MANUAL ... F-1
CHANGES TO MANUAL ... F-1, F-2, F-3
CHANNEL ASYMMETRY
  settings ... 5-38
CHANNEL COMMUNICATION ... 3-20
CHANNEL MONITOR ... 2-8
CHANNEL STATUS
  Modbus registers ... B-10
CHANNEL TESTS
  actual values ... 6-6
  commands ... 5-10, 7-2
  procedures ... 10-1
  settings ... 5-194
CHANNELS
  banks ... 5-32, 5-33
  number of ... 5-36
CHARGING CURRENT COMPENSATION ... 5-36, 8-13
CIRCUIT MONITORING APPLICATIONS ... 5-153
CLEANING ... 2-20
CLEAR RECORDS ... 5-10, 7-1, B-43
CLOCK
  implementation ... 8-11
  setting date and time ... 7-2

settings 5-18
synchronization 8-5
synchronization tests 10-2
COMMANDS MENU 7-1
COMMUNICATIONS
10BASE-F 3-17, 3-19, 5-12
channel 2-8, 3-20
connecting to the UR 1-7, 1-8
CRC-16 error checking B-2
direct transfer trip 2-8
dnp 5-12, 5-17, E-1
G.703 3-23
half duplex B-1
HTTP 5-15
IEC 60870-5-104 protocol 5-16
inter-relay communications 2-7, 2-19
loopback test 2-8, 5-194
Modbus 5-12, 5-17, B-1, B-3
network 5-12
overview 1-9, 2-7
path diagram 2-8
RS232 3-17
RS485 ..... 3-17, 3-18, 5-11
settings 5-12, 5-15, 5-16, 5-17
specifications 2-18, 2-19
UCA/MMS 5-15, 5-41, 5-180, 5-184, 5-185, 5-186, C-1
web server 5-15
COMTRADE B-6, B-7
CONDUCTED RFI 2-20
CONTACT INFORMATION 1-1
CONTACT INPUTS
actual values 6-3
dry connections 3-15
FlexLogic™ operands 5-57
Modbus registers B-9
module assignments 3-11
settings 5-178
specifications 2-17
thresholds 5-178
wet connections 3-15
wiring 3-13
CONTACT OUTPUTS
actual values 6-4
FlexLogic™ operands 5-57
Modbus registers B-9
module assignments 3-11
settings 5-181
wiring 3-13
CONTINUOUS MONITOR
FlexLogic™ operands 5-54
logic 5-160
settings 5-160
CONTROL ELEMENTS 5-142
CONTROL POWER
description 3-8
specifications 2-18
CONTROL PUSHBUTTONS
FlexLogic™ operands 5-53
Modbus registers B-43
settings 5-26
specifications 2-15
COUNTERS
actual values 6-7
settings 5-156
CRC-16 ALGORITHM B-2
CRITICAL FAILURE RELAY 2-18, 3-8
CSA APPROVAL 2-20
CT BANKS
settings 5-32
CT FAILURE
FlexLogic™ operands 5-54
logic 5-162
settings 5-161
CT INPUTS 3-9, 5-6, 5-32
CT REQUIREMENTS 9-1
CT WIRING 3-9
CURRENT BANK 5-32
CURRENT DEMAND 5-21
CURRENT DIFFERENTIAL
applications 9-3
description 2-9
FlexLogic™ operands 5-53
logic 5-72
metering 6-12
settings 5-71
specifications 2-12
testing 10-3
trip 5-140
CURRENT METERING
actual values 6-13
Modbus registers B-10
specifications 2-16
CURVES
definite time 5-101, 5-130
FlexCurves™ 5-44, 5-101
I2T 5-101
IAC 5-100
IEC 5-99
IEEE 5-98
inverse time undervoltage 5-130
types 5-97

D

DATA FORMATS, MODBUS B-46
DATA LOGGER
clearing 5-10, 7-1
Modbus B-6, B-7
Modbus registers B-10
settings 5-21
specifications 2-16
DATE 7-2
DCMA INPUTS 6-18
settings 5-190
specifications 2-17
DD
see entry for DISTURBANCE DETECTOR
DEFINITE TIME CURVE 5-101, 5-130
DEMAND METERING
actual values 6-15
Modbus registers B-12, B-13
settings 5-21
specifications 2-16
DEMAND RECORDS
clearing 5-10, 7-2
DESIGN 1-3
DEVICE ID 5-184
DEVICE PROFILE DOCUMENT E-1
DIELECTRIC STRENGTH 2-20, 3-7
DIFFERENTIAL
applications 9-3
current 2-9, 2-12, 5-71
current metering 6-12
element characteristics 8-14

line elements 5-70
stub bus 5-73
theory 8-1
trip 5-140
DIGITAL COUNTER
FlexLogic™ operands 5-54
DIGITAL COUNTERS
actual values 6-7
logic 5-157
Modbus registers B-9
settings 5-156
DIGITAL ELEMENT
FlexLogic™ operands 5-54
DIGITAL ELEMENTS
application example 5-154
logic 5-153
settings 5-153
DIGITAL INPUTS
see entry for CONTACT INPUTS
DIGITAL OUTPUTS
see entry for CONTACT OUTPUTS
DIMENSIONS 3-1
DIRECT INPUT
FlexLogic™ operands 5-57
DIRECT INPUTS
actual values 6-4
description 5-187
logic 5-188
Modbus registers B-10
settings 5-187
DIRECT MESSAGES 5-184
DIRECT OUTPUTS
description 5-187
logic 5-188
settings 5-188
DIRECT TRANSFER TRIP 2-8, 10-4
DIRECTIONAL OVERCURRENT
see PHASE, GROUND, and NEUTRAL DIRECTIONAL entries
DIRECTIONAL POLARIZATION 5-106
DISPLAY 1-9, 4-8, 5-8
DISTANCE
application example 9-8
ground 2-12, 5-82
mho characteristic 5-78, 5-79
phase 2-12, 5-77
quad characteristic 5-78, 5-79
settings 5-76
DISTURBANCE DETECTOR
FlexLogic™ operands 5-53, 5-57
internal 5-35
logic 5-137
settings 5-136
theory 8-3
DNA-1 BIT PAIR 5-186
DNP COMMUNICATIONS
binary counters E-14
binary input points E-8
binary output points E-13
control relay output blocks E-13
device profile document E-1
frozen counters E-14
implementation table E-4
settings 5-12
user map 5-14
DTT 2-8, 10-4
DUPLEX, HALF B-1

E

ELECTROSTATIC DISCHARGE 2-20
ELEMENTS 5-3
ENERGY METERING
actual values 6-15
Modbus registers B-12
specifications 2-16
ENERGY METERING, CLEARING 5-10, 7-2
EQUATIONS
definite time curve 5-101, 5-130
FlexCurve™ 5-101
I²t curves 5-101
IAC curves 5-100
IEC curves 5-99
IEEE curves 5-98
ETHERNET
actual values 6-8
configuration 1-7
Modbus registers B-10
settings 5-12
specifications 2-18
EVENT CAUSE INDICATORS 4-5
EVENT RECORDER
actual values 6-21
clearing 5-10, 7-1
description 2-9
Modbus B-7
specifications 2-16
with URPC 4-2
EVENTS SETTING 5-4
EXCEPTION RESPONSES B-5

F

F485 1-9
FACEPLATE 3-1
FACEPLATE PANELS 4-4, 4-7
FAST FORM-C RELAY 2-18
FAST TRANSIENT TESTING 2-20
FAULT DETECTION 8-3
FAULT LOCATOR
logic 6-20
operation 6-19
specifications 2-16
FAULT REPORT
actual values 6-19
clearing 5-10, 7-1
Modbus B-7
settings 5-18
FAULT TYPE 6-19
FAX NUMBERS 1-1
FEATURES 2-1, 2-3
Fiber 3-21
FIBER-LASER TRANSMITTERS 3-21
FIRMWARE REVISION 6-23
FIRMWARE UPGRADES 4-2
FLASH MESSAGES 5-8
FLEX STATE PARAMETERS
actual values 6-7
Modbus registers B-9
settings 5-29
specifications 2-15
FLEXANALOG PARAMETER LIST A-1
FLEXCURVES™

equation 5-101
settings 5-44
specifications 2-15
table 5-44
FLEXELEMENTS™
actual values 6-17
direction 5-67
FlexLogic™ operands 5-54
hysteresis 5-67
pickup 5-67
scheme logic 5-66
settings 5-65, 5-66, 5-68
specifications 2-15
FLEXLOGIC™
editing with URPC 4-1
equation editor 5-64
evaluation 5-59
example 5-51, 5-60
example equation 5-142
gate characteristics 5-58
operands 5-52, 5-53
operators 5-59
rules 5-59
specifications 2-15
timers 5-64
worksheet 5-61
FLEXLOGIC™ EQUATION EDITOR 5-64
FLEXLOGIC™ TIMERS 5-64
FORCE CONTACT INPUTS 5-192
FORCE CONTACT OUTPUTS 5-193
FORCE TRIGGER 6-21
FORM-A RELAY
high impedance circuits 3-11
outputs 3-10, 3-11, 3-15
specifications 2-18
FORM-C RELAY
outputs 3-10, 3-15
specifications 2-18
FREQUENCY
actual values 6-16
detection 8-6
settings 5-34
tracking 8-5
FREQUENCY METERING
Modbus registers B-12
specifications 2-16
values 6-16
FREQUENCY TRACKING 5-34
FREQUENCY, NOMINAL 5-33
FUNCTION SETTING 5-4
FUNCTIONALITY 2-2
FUSE 2-17
FUSE FAILURE
see VT FUSE FAILURE

G

G.703 ..... 3-22, 3-23, 3-24, 3-28
GE TYPE IAC CURVES 5-100
GOMSFE C-1
GOOSE 5-15, 5-184, 5-185, 5-186, 5-187, 6-5
GROUND CURRENT METERING 6-13
GROUND DIRECTIONAL SUPERVISION 5-85
GROUND DISTANCE
FlexLogic™ operands 5-54
op scheme 5-85
scheme logic 5-86
settings 5-82
specifications 2-12
GROUND IOC
FlexLogic™ operands 5-54
logic 5-115
settings 5-115
GROUND TIME OVERCURRENT
see entry for GROUND TOC
GROUND TOC
FlexLogic™ operands 5-54
logic 5-114
settings 5-114
specifications 2-13
GROUPED ELEMENTS 5-70

H

HALF-DUPLEX B-1
HARDWARE REQUIREMENTS 8-12
HTTP PROTOCOL 5-15
HUMIDITY 2-19
HV LINE CONFIGURATION 9-8

I

I2T CURVES 5-101
IAC CURVES 5-100
IEC 60870-5-104 PROTOCOL
interoperability document D-1
points list D-10
settings 5-16
IEC CURVES 5-99
IED 1-2
IED SETUP 1-5
IEEE C37.94 COMMUNICATIONS 3-29, 3-30
IEEE CURVES 5-98
IMPORTANT CONCEPTS 1-4
IN SERVICE INDICATOR 1-11, 7-3
INPUTS
AC current 2-17, 5-32
AC voltage 2-17, 5-33
contact inputs 2-17, 3-13, 5-178, 5-192
dcmA inputs 2-17, 3-16, 5-190
direct inputs 5-187
IRIG-B 2-17, 3-19
remote inputs 2-17, 5-184, 5-185
RTD inputs 2-17, 3-16, 5-191
virtual 5-180
INSPECTION CHECKLIST 1-1
INSTALLATION
communications 3-17
contact inputs/outputs 3-11, 3-13, 3-14
CT inputs 3-9
RS485 3-18
settings 5-31
VT inputs 3-8
INSTANTANEOUS OVERCURRENT
see PHASE, GROUND, and NEUTRAL IOC entries
INSULATION RESISTANCE 2-20
INTELLIGENT ELECTRONIC DEVICE 1-2
INTER-RELAY COMMUNICATIONS 2-7, 2-19
INTRODUCTION 1-2
INVERSE TIME UNDERVOLTAGE 5-130
IOC

see PHASE, GROUND, and NEUTRAL IOC entries
IP ADDRESS 5-12
IRIG-B
connection 3-19
settings 5-18
specifications 2-17
ISO-9000 REGISTRATION 2-20

K

KEYPAD 1-10, 4-8

L

LAMPTEST 7-2
LASER 3-21
LATCHING OUTPUTS
application example 5-182, 5-183
settings 5-181
specifications 2-18
LED 3-21
LED INDICATORS 4-5, 4-6, 4-7, 5-25, B-8
LED TEST
FlexLogic™ operand 5-58
settings 5-23
specifications 2-15
LINE
pickup 5-74
settings 5-40
LINE DIFFERENTIAL ELEMENTS 5-70
LINE LENGTH 5-40
LINE PICKUP
FlexLogic™ operands 5-55
logic 5-75
settings 5-74
specifications 2-12
LINK POWER BUDGET 2-19
LOAD ENCROACHMENT
FlexLogic™ operands 5-55
settings 5-95, 5-96
specifications 2-15
LOCAL LOOPBACK 5-194
LOGIC GATES 5-59
LOOP FILTER BLOCK DIAGRAM 8-10
LOOPBACK 2-8, 5-194
LOST PASSWORD 5-7
LV FAULT 9-8

M

MAINTENANCE COMMANDS 7-2
MANUFACTURING DATE 6-23
MATCHING PHASELETS 8-11
MEMORY MAP DATA FORMATS B-46
MEMORY VOLTAGE LOGIC 5-76
MENU HEIRARCHY 1-10, 4-10
MENU NAVIGATION 1-10, 4-9, 4-10
METERING
conventions 6-9, 6-10
current 2-16
demand 2-16
description 2-9
frequency 2-16
power 2-16
voltage 2-16
METERING CONVENTIONS 6-10
MHO DISTANCE CHARACTERISTIC 5-78
MIC C-3
MMS
see entry for UCA/MMS
MODBUS
data logger B-6, B-7
event recorder B-7
exception responses B-5
execute operation B-4
fault report B-7
flex state parameters 5-29
function code 03/04h B-3
function code 05h B-4
function code 06h B-4
function code 10h B-5
introduction B-1
memory map data formats B-46
obtaining files B-6
oscillography B-6
passwords B-7
read/write settings/actual values B-3
settings 5-12, 5-17
store multiple settings B-5
store single setting B-4
supported function codes B-3
user map 5-17
user map Modbus registers B-9
MODEL INFORMATION 6-23
MODIFICATION FILE NUMBER 6-23
MODULES
communications 3-17
contact inputs/outputs 3-11, 3-13, 3-14
CT 3-9
CT/VT 3-8, 5-6
insertion 3-4
order codes 2-6
ordering 2-6
power supply 3-8
transducer I/O 3-16
VT 3-9
withdrawal 3-4
MONITORING ELEMENTS 5-158
MOTOR
settings 5-97, 5-107
MOUNTING 3-1

N

NAMEPLATE 1-1
NEGATIVE SEQUENCE DIRECTIONAL OVERCURRENT
characteristics 5-119
FlexLogic™ operands 5-55
logic 5-120
settings 5-118, 5-120
specifications 2-14
NEGATIVE SEQUENCE IOC
FlexLogic™ operands 5-55
logic 5-117
settings 5-117
specifications 2-13
NEGATIVE SEQUENCE TOC
FlexLogic™ operands 5-55
logic 5-116
settings 5-116

specifications ... 2-13
NEUTRAL DIRECTIONAL OVERCURRENT
FlexLogic™ operands ... 5-55
logic ... 5-113
polarization ... 5-112
settings ... 5-110
specifications ... 2-13
NEUTRAL INSTANTANEOUS OVERCURRENT
see entry for NEUTRAL IOC
NEUTRAL IOC
FlexLogic™ operands ... 5-55
logic ... 5-109
settings ... 5-109
specifications ... 2-13
NEUTRAL OVERVOLTAGE
FlexLogic™ operands ... 5-55
logic ... 5-133
settings ... 5-133
specifications ... 2-14
NEUTRAL TIME OVERCURRENT
see entry for NEUTRAL TOC
NEUTRAL TOC
FlexLogic™ operands ... 5-55
logic ... 5-108
settings ... 5-108
specifications ... 2-13
NON-VOLATILE LATCHES
FlexLogic™ operands ... 5-54
settings ... 5-69
specifications ... 2-15

O

ONE SHOTS ... 5-59
OPEN POLE DETECTOR
FlexLogic™ operands ... 5-55
logic ... 5-139
settings ... 5-138
specifications ... 2-15
OPERATING CONDITION CALCULATIONS ... 8-16
OPERATING TEMPERATURE ... 2-19
OPERATING TIMES ... 2-12
ORDER CODES ... 2-5, 6-23, 7-2
ORDER CODES, UPDATING ... 7-2
ORDERING ... 2-5, 2-6
OSCILLATORY TRANSIENT TESTING ... 2-20
OSCILLOGRAPHY
actual values ... 6-21
clearing ... 5-10, 7-1
description ... 2-9
Modbus ... B-6
settings ... 5-19
specifications ... 2-16
with URPC ... 4-2
OST ... 2-14, 5-88
OUT-OF-STEP TRIPPING ... 2-14, 5-88
OUTPUTS
contact outputs ... 3-11, 3-13, 5-181
control power ... 2-18
critical failure relay ... 2-18
direct outputs ... 5-188
Fast Form-C relay ... 2-18
Form-A relay ... 2-18, 3-10, 3-11, 3-15
Form-C relay ... 2-18, 3-10, 3-15
latching outputs ... 2-18, 5-181
remote outputs ... 5-186, 5-187
virtual outputs ... 5-183
OVERCURRENT CURVE TYPES ... 5-97
OVERCURRENT CURVES
definite time ... 5-101
FlexCurves™ ... 5-101
I2T ... 5-101
IAC ... 5-100
IEC ... 5-99
IEEE ... 5-98
OVERVIEW ... 2-3
OVERVOLTAGE
auxiliary ... 2-14, 5-135
neutral ... 2-14, 5-133
phase ... 2-14, 5-132

P

PANEL CUTOUT ... 3-1
PASSWORD SECURITY ... 5-7
PASSWORDS
changing ... 4-13
lost password ... 4-13, 5-7
Modbus ... B-7
overview ... 1-11
security ... 5-7
settings ... 5-7
PC SOFTWARE
see entry for URPC
PERMISSIVE FUNCTIONS ... 5-130
PERMISSIVE OVERREACH TRANSFER TRIP
see entry for POTT
PER-UNIT QUANTITY ... 5-4
PFLL STATUS ... 6-7
PHASE ANGLE METERING ... 6-10
PHASE CURRENT METERING ... 6-13
PHASE DETECTION ... 8-7
PHASE DIRECTIONAL OVERCURRENT
FlexLogic™ operands ... 5-55
logic ... 5-107
phase A polarization ... 5-105
settings ... 5-105, 5-106
specifications ... 2-13
PHASE DISTANCE
FlexLogic™ operands ... 5-55
op scheme ... 5-81
settings ... 5-77
specifications ... 2-12
PHASE INSTANTANEOUS OVERCURRENT
see entry for PHASE IOC
PHASE IOC
FlexLogic™ operands ... 5-56
logic ... 5-104
specifications ... 2-13
PHASE LOCKING ... 8-5, 8-10
PHASE OVERVOLTAGE
FlexLogic™ operands ... 5-56
logic ... 5-132
settings ... 5-132
specifications ... 2-14
PHASE ROTATION ... 5-33
PHASE TIME OVERCURRENT
see entry for PHASE TOC
PHASE TOC
FlexLogic™ operands ... 5-56
logic ... 5-103
settings ... 5-102

specifications ... 2-13
PHASE UNDERVOLTAGE
FlexLogic™ operands ... 5-56
logic ... 5-131
settings ... 5-131
specifications ... 2-14
PHASELETS ... 8-1, 8-2
PHASORS ... 8-1, 8-2
PHONE NUMBERS ... 1-1
PICS ... C-2
PILOT CHANNEL RELAYING ... 2-7
PILOT SCHEMES
POTT ... 5-164
specifications ... 2-14
POTT
application of settings ... 9-10
FlexLogic™ operands ... 5-56
logic ... 5-166
settings ... 5-164, 5-165
POWER METERING
Modbus registers ... B-11
specifications ... 2-16
values ... 6-14
POWER SUPPLY
description ... 3-8
low range ... 2-17
specifications ... 2-17
POWER SWING BLOCKING ... 2-14, 5-88
POWER SWING DETECT
FlexLogic™ operands ... 5-56
logic ... 5-93, 5-94
settings ... 5-87, 5-91
specifications ... 2-14
POWER SYSTEM
settings for L90 ... 5-36
PRODUCT INFORMATION ... 6-23
Modbus registers ... B-8
PRODUCT SETUP ... 5-7
PRODUCTION TESTS ... 2-20
PROTECTION ELEMENTS ... 5-3
PROTECTION FEATURES ... 2-2
PU QUANTITY ... 5-4
PUSHBUTTONS, USER-PROGRAMMABLE
see USER-PROGRAMMBLE PUSHBUTTONS

Q

QUAD DISTANCE CHARACTERISTIC ... 5-78, 5-79

R

REACTIVE POWER ... 2-16, 6-14
REAL POWER ... 2-16, 6-14
REAL TIME CLOCK ... 5-18
REAR TERMINAL ASSIGNMENTS ... 3-5
RECLOSER CURVES ... 5-47, 5-101
RECLOSING
description ... 5-168
logic ... 5-174, 5-175, 5-176
sequence ... 5-177
settings ... 5-167, 5-169, 5-170, 5-171, 5-172, 5-173
REDUNDANT 10BASE-F ... 3-17
RELAY ACTIVATION ... 4-12
RELAY ARCHITECTURE ... 5-51
RELAY MAINTENANCE ... 7-2
RELAY NAME ... 5-31
RELAY NOT PROGRAMMED ... 1-11
RELAY SYNCHRONIZATION ... 8-15
REMOTE DEVICES
actual values ... 6-5
device ID ... 5-185
FlexLogic™ operands ... 5-58
Modbus registers ... B-9
settings ... 5-184
statistics ... 6-5
REMOTE INPUTS
actual values ... 6-3
FlexLogic™ operands ... 5-57
settings ... 5-185
specifications ... 2-17
REMOTE LOOPBACK ... 5-194
REMOTE OUTPUTS
DNA-1 bit pair ... 5-186
UserSt-1 bit pair ... 5-187
REPLACEMENT MODULES ... 2-6
REQUIREMENTS, HARDWARE ... 8-12
RESETTING ... 5-58, 5-189
RESTRAINT CHARACTERISTICS ... 8-19
REVISION HISTORY ... F-1
RFI SUSCEPTIBILITY ... 2-20
RFI, CONDUCTED ... 2-20
RMS CURRENT ... 2-16
RMS VOLTAGE ... 2-16
ROLLING DEMAND ... 5-22
RS232
configuration ... 1-7
specifications ... 2-18
wiring ... 3-17
RS422
configuration ... 3-25
timing ... 3-27
two-channel application ... 3-26
with fiber interface ... 3-28
RS485
communications ... 3-17
description ... 3-18
specifications ... 2-18
RTD INPUTS
actual values ... 6-18
settings ... 5-191
specifications ... 2-17

S

SALES OFFICE ... 1-1
SCAN OPERATION ... 1-4
SELECTOR SWITCH
actual values ... 6-7
application example ... 5-148
FlexLogic™ operands ... 5-57
logic ... 5-148
settings ... 5-143
specifications ... 2-15
timing ... 5-146, 5-147
SELF-TESTS
description ... 2-10, 7-3
error messages ... 7-4
FlexLogic™ operands ... 5-58
Modbus registers ... B-8
SERIAL NUMBER ... 6-23
SERIAL PORTS ... 5-11

SETTING GROUPS 5-57, 5-70, 5-142
SETTINGS, CHANGING 4-11
SIGNAL SOURCES
  description 5-5
  metering 6-13
  settings 5-35
SIGNAL TYPES 1-3
SINGLE LINE DIAGRAM 2-1
SINGLE-LINE DIAGRAM 2-2
SITE LIST, CREATING 4-1
SNTP PROTOCOL
  settings 5-17
SOFTWARE
  installation 1-5
  see entry for URPC
SOFTWARE ARCHITECTURE 1-4
SOFTWARE MODULES 2-11
SOFTWARE, PC
  see entry for URPC
SOURCE TRANSFER SCHEMES 5-130
SOURCES
  description 5-5
  metering 6-13
  Modbus registers B-10
  settings 5-34, 5-35
ST TYPE CONNECTORS 3-19
STANDARD ABBREVIATIONS F-4
START-UP 8-11
STATUS INDICATORS 4-5
STUB BUS
  FlexLogic™ operands 5-57
  logic 5-73
  settings 5-73
SUPERVISING ELEMENTS 5-136
SURGE IMMUNITY 2-20
SYMMETRICAL COMPONENTS METERING 6-10
SYNCHROCHECK
  actual values 6-16
  FlexLogic™ operands 5-57
  logic 5-152
  settings 5-149, 5-150
  specifications 2-14
SYNCHRONIZATION RELAY 8-15
SYSTEM FREQUENCY 5-33
SYSTEM SETUP 5-32

T

TARGET MESSAGES 7-3
TARGET SETTING 5-4
TARGETS MENU 7-3
TCP PORT NUMBER 5-15
TEMPERATURE, OPERATING 2-19
TERMINALS 3-5, 5-36
TESTING
  channel tests 5-194
  clock synchronization 10-2
  final tests 10-4
  force contact inputs 5-192
  force contact outputs 5-193
  lamp test 7-2
  local-remote relay tests 10-4
  self-test error messages 7-3
THEORY OF OPERATION 8-1
THERMAL DEMAND CHARACTERISTIC 5-22
TIME 7-2
TIME OVERCURRENT
  see PHASE, NEUTRAL, and GROUND TOC entries
TIMERS 5-64
TOC
  ground 5-114
  neutral 5-108
  phase 5-102
  specifications 2-13
TRACKING FREQUENCY 6-17
TRANSDUCER I/O
  actual values 6-18
  settings 5-190, 5-191
  specifications 2-17
  wiring 3-16
TRIP DECISION EXAMPLE 8-20
TRIP LEDs 5-25
TROUBLE INDICATOR 1-11, 7-3
TYPE TESTS 2-20
TYPICAL WIRING DIAGRAM 3-6

U

UCA SBO TIMER
  for breaker control 5-41
  for virtual inputs 5-180
UCA/MMS
  communication profile C-1
  device ID 5-185
  DNA2 assignments 5-186
  MIC C-3
  overview C-1
  PICS C-2
  remote device settings 5-184
  remote inputs 5-185
  reporting C-6
  SBO timeout 5-41, 5-180
  settings 5-15
  UserSt-1 bit pair 5-187
UL APPROVAL 2-20
UNAUTHORIZED ACCESS
  resetting 5-10, 7-2
UNDERVOLTAGE
  auxiliary 2-14
  phase 2-14, 5-131
UNDERVOLTAGE CHARACTERISTICS 5-130
UNIT NOT PROGRAMMED 5-31
UNPACKING THE RELAY 1-1
UPDATING ORDER CODE 7-2
URPC
  creating a site list 4-1
  event recorder 4-2
  firmware upgrades 4-2
  introduction 4-1
  oscillography 4-2
  overview 4-1
  requirements 1-5
USER-DEFINABLE DISPLAYS
  example 5-31
  invoking and scrolling 5-29
  Modbus registers B-9
  settings 5-29, 5-31
  specifications 2-15
USER-PROGRAMMABLE LEDs
  custom labeling 4-7
  defaults 4-6
  description 4-6

settings 5-25
specifications 2-15
USER-PROGRAMMABLE PUSHBUTTONS
FlexLogic™ operands 5-58
settings 5-27
specifications 2-15
USER-PROGRAMMABLE SELF TESTS
settings 5-26
USERST-1 BIT PAIR 5-187

V

VAR-HOURS 2-16, 6-15
VIBRATION TESTING 2-20
VIRTUAL INPUTS
actual values 6-3
commands 7-1
FlexLogic™ operands 5-58
logic 5-180
Modbus registers B-8, B-9
settings 5-180
VIRTUAL OUTPUTS
actual values 6-4
FlexLogic™ operands 5-58
settings 5-183
VOLTAGE BANKS 5-33
VOLTAGE DEVIATIONS 2-20
VOLTAGE ELEMENTS 5-130
VOLTAGE METERING
Modbus registers B-11
specifications 2-16
values 6-13
VOLTAGE RESTRAINT CHARACTERISTIC 5-102
VT FUSE FAILURE
logic 5-163
settings 5-163
VT INPUTS 3-9, 5-6, 5-33
VT WIRING 3-9
VTFF
FlexLogic™ operands 5-57
see VT FUSE FAILURE

W

WARRANTY F-6
WATT-HOURS 2-16, 6-15
WEB SERVER PROTOCOL 5-15
WEBSITE 1-1
WIRING DIAGRAM 3-6

Z

ZERO SEQUENCE CORE BALANCE 3-9
ZERO-SEQUENCE CURRENT REMOVAL 5-38